{"schemaVersion":"museum-api-v1","datasetVersion":"2026-10-04","rights":{"compilation":"VLSI Museum-owned editorial and compilation contributions are licensed under CC BY 4.0. This grant does not cover third-party source material.","compilationLicense":{"name":"Creative Commons Attribution 4.0 International","url":"https://creativecommons.org/licenses/by/4.0/","scope":"VLSI Museum-owned editorial and compilation contributions only","attribution":"VLSI Museum — https://museum.vlsi.kr/data; cite the dataset version and indicate changes","effectiveDate":"2026-10-04"},"termsUrl":"https://museum.vlsi.kr/data#reuse-terms","sourceMaterials":"Retain each original source license; no license is granted for third-party material","images":"Image files are excluded; original credits and reuse terms remain on record pages"},"objects":[{"id":"st-cmsis-stm32g441rbix","name":"STM32G441RBIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G441RBIx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G441 / STM32G441RBIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G441 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G441 / STM32G441RBIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G441 / STM32G441RBIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G441 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G441 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g441rbix"},{"id":"st-cmsis-stm32g441rbtx","name":"STM32G441RBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G441RBTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G441 / STM32G441RBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G441 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G441 / STM32G441RBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G441 / STM32G441RBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G441 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G441 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g441rbtx"},{"id":"st-cmsis-stm32g441vbtx","name":"STM32G441VBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G441VBTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G441 / STM32G441VBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G441 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G441 / STM32G441VBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G441 / STM32G441VBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G441 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G441 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g441vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g441vbtx"},{"id":"st-cmsis-stm32g471cctx","name":"STM32G471CCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G471CCTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471CCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471CCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471CCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g471cctx"},{"id":"st-cmsis-stm32g471ccux","name":"STM32G471CCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G471CCUx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471CCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471CCUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471CCUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g471ccux"},{"id":"st-cmsis-stm32g471cetx","name":"STM32G471CETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G471CETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471CETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471CETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471CETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g471cetx"},{"id":"st-cmsis-stm32g471ceux","name":"STM32G471CEUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G471CEUx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471CEUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471CEUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471CEUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g471ceux"},{"id":"st-cmsis-stm32g471mctx","name":"STM32G471MCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G471MCTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471MCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471MCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471MCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g471mctx"},{"id":"st-cmsis-stm32g471metx","name":"STM32G471METx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G471METx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471METx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471METx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471METx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g471metx"},{"id":"st-cmsis-stm32g471meyx","name":"STM32G471MEYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G471MEYx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471MEYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471MEYx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471MEYx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g471meyx"},{"id":"st-cmsis-stm32g471qctx","name":"STM32G471QCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G471QCTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471QCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471QCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471QCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g471qctx"},{"id":"st-cmsis-stm32g471qetx","name":"STM32G471QETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G471QETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471QETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471QETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471QETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g471qetx"},{"id":"st-cmsis-stm32g471rctx","name":"STM32G471RCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G471RCTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471RCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471RCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471RCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g471rctx"},{"id":"st-cmsis-stm32g471retx","name":"STM32G471RETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G471RETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471RETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471RETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471RETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g471retx"},{"id":"st-cmsis-stm32g471vchx","name":"STM32G471VCHx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G471VCHx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471VCHx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471VCHx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471VCHx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g471vchx"},{"id":"st-cmsis-stm32g471vcix","name":"STM32G471VCIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G471VCIx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471VCIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471VCIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471VCIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g471vcix"},{"id":"st-cmsis-stm32g471vctx","name":"STM32G471VCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G471VCTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471VCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471VCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471VCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g471vctx"},{"id":"st-cmsis-stm32g471vehx","name":"STM32G471VEHx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G471VEHx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471VEHx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471VEHx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471VEHx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g471vehx"},{"id":"st-cmsis-stm32g471veix","name":"STM32G471VEIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G471VEIx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471VEIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471VEIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471VEIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g471veix"},{"id":"st-cmsis-stm32g471vetx","name":"STM32G471VETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G471VETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471VETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471VETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / STM32G471VETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G471 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g471vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g471vetx"},{"id":"st-cmsis-stm32g473cbtx","name":"STM32G473CBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473CBTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473CBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473CBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473CBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473cbtx"},{"id":"st-cmsis-stm32g473cbux","name":"STM32G473CBUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473CBUx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473CBUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473CBUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473CBUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473cbux"},{"id":"st-cmsis-stm32g473cctx","name":"STM32G473CCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473CCTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473CCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473CCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473CCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473cctx"},{"id":"st-cmsis-stm32g473ccux","name":"STM32G473CCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473CCUx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473CCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473CCUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473CCUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473ccux"},{"id":"st-cmsis-stm32g473cetx","name":"STM32G473CETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473CETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473CETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473CETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473CETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473cetx"},{"id":"st-cmsis-stm32g473ceux","name":"STM32G473CEUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473CEUx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473CEUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473CEUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473CEUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473ceux"},{"id":"st-cmsis-stm32g473mbtx","name":"STM32G473MBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473MBTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473MBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473MBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473MBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473mbtx"},{"id":"st-cmsis-stm32g473mctx","name":"STM32G473MCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473MCTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473MCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473MCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473MCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473mctx"},{"id":"st-cmsis-stm32g473metx","name":"STM32G473METx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473METx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473METx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473METx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473METx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473metx"},{"id":"st-cmsis-stm32g473meyx","name":"STM32G473MEYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473MEYx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473MEYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473MEYx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473MEYx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473meyx"},{"id":"st-cmsis-stm32g473pbix","name":"STM32G473PBIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473PBIx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473PBIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473pbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473pbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473pbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473pbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473pbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473pbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473PBIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473pbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473PBIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473pbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473pbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473pbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473pbix"},{"id":"st-cmsis-stm32g473pcix","name":"STM32G473PCIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473PCIx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473PCIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473pcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473pcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473pcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473pcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473pcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473pcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473PCIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473pcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473PCIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473pcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473pcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473pcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473pcix"},{"id":"st-cmsis-stm32g473peix","name":"STM32G473PEIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473PEIx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473PEIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473PEIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473PEIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473peix"},{"id":"st-cmsis-stm32g473qbtx","name":"STM32G473QBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473QBTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473QBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473QBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473QBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473qbtx"},{"id":"st-cmsis-stm32g473qctx","name":"STM32G473QCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473QCTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473QCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473QCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473QCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473qctx"},{"id":"st-cmsis-stm32g473qetx","name":"STM32G473QETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473QETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473QETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473QETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473QETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473qetx"},{"id":"st-cmsis-stm32g473qetxz","name":"STM32G473QETxZ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473QETxZ","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473QETxZ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qetxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qetxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qetxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qetxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qetxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qetxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region FLASH_Bank1","value":245759,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473QETxZ / memory[name or id=FLASH_Bank1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qetxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of FLASH_Bank1","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473QETxZ / memory[name or id=FLASH_Bank1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qetxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region FLASH_Bank2","value":245759,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473QETxZ / memory[name or id=FLASH_Bank2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qetxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of FLASH_Bank2","value":"0x08040000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473QETxZ / memory[name or id=FLASH_Bank2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qetxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qetxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473qetxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473qetxz"},{"id":"st-cmsis-stm32g473rbtx","name":"STM32G473RBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473RBTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473RBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473RBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473RBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473rbtx"},{"id":"st-cmsis-stm32g473rctx","name":"STM32G473RCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473RCTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473RCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473RCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473RCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473rctx"},{"id":"st-cmsis-stm32g473retx","name":"STM32G473RETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473RETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473RETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473RETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473RETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473retx"},{"id":"st-cmsis-stm32g473retxz","name":"STM32G473RETxZ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473RETxZ","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473RETxZ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473retxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473retxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473retxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473retxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473retxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473retxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region FLASH_Bank1","value":245759,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473RETxZ / memory[name or id=FLASH_Bank1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473retxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of FLASH_Bank1","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473RETxZ / memory[name or id=FLASH_Bank1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473retxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region FLASH_Bank2","value":245759,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473RETxZ / memory[name or id=FLASH_Bank2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473retxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of FLASH_Bank2","value":"0x08040000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473RETxZ / memory[name or id=FLASH_Bank2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473retxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473retxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473retxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473retxz"},{"id":"st-cmsis-stm32g473vbhx","name":"STM32G473VBHx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473VBHx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473VBHx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473VBHx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473VBHx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473vbhx"},{"id":"st-cmsis-stm32g473vbtx","name":"STM32G473VBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473VBTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473VBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473VBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473VBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473vbtx"},{"id":"st-cmsis-stm32g473vchx","name":"STM32G473VCHx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473VCHx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473VCHx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473VCHx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473VCHx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473vchx"},{"id":"st-cmsis-stm32g473vctx","name":"STM32G473VCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473VCTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473VCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473VCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473VCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473vctx"},{"id":"st-cmsis-stm32g473vehx","name":"STM32G473VEHx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473VEHx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473VEHx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473VEHx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473VEHx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473vehx"},{"id":"st-cmsis-stm32g473vetx","name":"STM32G473VETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G473VETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473VETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473VETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / STM32G473VETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G473 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g473vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g473vetx"},{"id":"st-cmsis-stm32g474cbtx","name":"STM32G474CBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474CBTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474CBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474CBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474CBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474cbtx"},{"id":"st-cmsis-stm32g474cbux","name":"STM32G474CBUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474CBUx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474CBUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474CBUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474CBUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474cbux"},{"id":"st-cmsis-stm32g474cctx","name":"STM32G474CCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474CCTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474CCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474CCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474CCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474cctx"},{"id":"st-cmsis-stm32g474ccux","name":"STM32G474CCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474CCUx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474CCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474CCUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474CCUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474ccux"},{"id":"st-cmsis-stm32g474cetx","name":"STM32G474CETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474CETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474CETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474CETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474CETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474cetx"},{"id":"st-cmsis-stm32g474ceux","name":"STM32G474CEUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474CEUx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474CEUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474CEUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474CEUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474ceux"},{"id":"st-cmsis-stm32g474mbtx","name":"STM32G474MBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474MBTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474MBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474MBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474MBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474mbtx"},{"id":"st-cmsis-stm32g474mctx","name":"STM32G474MCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474MCTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474MCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474MCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474MCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474mctx"},{"id":"st-cmsis-stm32g474metx","name":"STM32G474METx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474METx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474METx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474METx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474METx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474metx"},{"id":"st-cmsis-stm32g474meyx","name":"STM32G474MEYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474MEYx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474MEYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474MEYx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474MEYx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474meyx"},{"id":"st-cmsis-stm32g474pbix","name":"STM32G474PBIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474PBIx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474PBIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474pbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474pbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474pbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474pbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474pbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474pbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474PBIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474pbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474PBIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474pbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474pbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474pbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474pbix"},{"id":"st-cmsis-stm32g474pcix","name":"STM32G474PCIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474PCIx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474PCIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474pcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474pcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474pcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474pcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474pcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474pcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474PCIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474pcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474PCIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474pcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474pcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474pcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474pcix"},{"id":"st-cmsis-stm32g474peix","name":"STM32G474PEIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474PEIx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474PEIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474PEIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474PEIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474peix"},{"id":"st-cmsis-stm32g474qbtx","name":"STM32G474QBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474QBTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474QBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474QBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474QBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474qbtx"},{"id":"st-cmsis-stm32g474qctx","name":"STM32G474QCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474QCTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474QCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474QCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474QCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474qctx"},{"id":"st-cmsis-stm32g474qetx","name":"STM32G474QETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474QETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474QETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474QETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474QETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474qetx"},{"id":"st-cmsis-stm32g474rbtx","name":"STM32G474RBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474RBTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474RBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474RBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474RBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474rbtx"},{"id":"st-cmsis-stm32g474rctx","name":"STM32G474RCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474RCTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474RCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474RCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474RCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474rctx"},{"id":"st-cmsis-stm32g474retx","name":"STM32G474RETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474RETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474RETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474RETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474RETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474retx"},{"id":"st-cmsis-stm32g474vbhx","name":"STM32G474VBHx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474VBHx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474VBHx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474VBHx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474VBHx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474vbhx"},{"id":"st-cmsis-stm32g474vbtx","name":"STM32G474VBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474VBTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474VBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474VBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474VBTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474vbtx"},{"id":"st-cmsis-stm32g474vchx","name":"STM32G474VCHx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474VCHx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474VCHx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474VCHx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474VCHx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vchx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474vchx"},{"id":"st-cmsis-stm32g474vctx","name":"STM32G474VCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474VCTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474VCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474VCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474VCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474vctx"},{"id":"st-cmsis-stm32g474vehx","name":"STM32G474VEHx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474VEHx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474VEHx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474VEHx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474VEHx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474vehx"},{"id":"st-cmsis-stm32g474vetx","name":"STM32G474VETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G474VETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474VETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474VETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / STM32G474VETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G474 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g474vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g474vetx"},{"id":"st-cmsis-stm32g483cetx","name":"STM32G483CETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G483CETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483CETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483CETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483CETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g483cetx"},{"id":"st-cmsis-stm32g483ceux","name":"STM32G483CEUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G483CEUx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483CEUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483CEUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483CEUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g483ceux"},{"id":"st-cmsis-stm32g483metx","name":"STM32G483METx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G483METx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483METx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483METx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483METx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g483metx"},{"id":"st-cmsis-stm32g483meyx","name":"STM32G483MEYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G483MEYx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483MEYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483MEYx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483MEYx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g483meyx"},{"id":"st-cmsis-stm32g483peix","name":"STM32G483PEIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G483PEIx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483PEIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483PEIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483PEIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g483peix"},{"id":"st-cmsis-stm32g483qetx","name":"STM32G483QETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G483QETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483QETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483QETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483QETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g483qetx"},{"id":"st-cmsis-stm32g483retx","name":"STM32G483RETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G483RETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483RETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483RETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483RETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g483retx"},{"id":"st-cmsis-stm32g483vehx","name":"STM32G483VEHx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G483VEHx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483VEHx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483VEHx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483VEHx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g483vehx"},{"id":"st-cmsis-stm32g483vetx","name":"STM32G483VETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G483VETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483VETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483VETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / STM32G483VETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G483 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g483vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g483vetx"},{"id":"st-cmsis-stm32g484cetx","name":"STM32G484CETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G484CETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484CETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484CETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484CETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g484cetx"},{"id":"st-cmsis-stm32g484ceux","name":"STM32G484CEUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G484CEUx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484CEUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484CEUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484CEUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g484ceux"},{"id":"st-cmsis-stm32g484metx","name":"STM32G484METx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G484METx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484METx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484METx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484METx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g484metx"},{"id":"st-cmsis-stm32g484meyx","name":"STM32G484MEYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G484MEYx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484MEYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484MEYx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484MEYx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g484meyx"},{"id":"st-cmsis-stm32g484peix","name":"STM32G484PEIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G484PEIx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484PEIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484PEIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484PEIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484peix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g484peix"},{"id":"st-cmsis-stm32g484qetx","name":"STM32G484QETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G484QETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484QETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484QETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484QETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484qetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g484qetx"},{"id":"st-cmsis-stm32g484retx","name":"STM32G484RETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G484RETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484RETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484RETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484RETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g484retx"},{"id":"st-cmsis-stm32g484vehx","name":"STM32G484VEHx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G484VEHx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484VEHx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484VEHx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484VEHx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484vehx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g484vehx"},{"id":"st-cmsis-stm32g484vetx","name":"STM32G484VETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G484VETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484VETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":150000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484VETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / STM32G484VETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G484 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g484vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g484vetx"},{"id":"st-cmsis-stm32g491cctx","name":"STM32G491CCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G491CCTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491CCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491CCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491CCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g491cctx"},{"id":"st-cmsis-stm32g491ccux","name":"STM32G491CCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G491CCUx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491CCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491CCUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491CCUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g491ccux"},{"id":"st-cmsis-stm32g491cetx","name":"STM32G491CETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G491CETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491CETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491CETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491CETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g491cetx"},{"id":"st-cmsis-stm32g491cetxz","name":"STM32G491CETxZ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G491CETxZ","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491CETxZ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cetxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cetxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cetxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cetxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cetxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cetxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":507903,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491CETxZ / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cetxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491CETxZ / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cetxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cetxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491cetxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g491cetxz"},{"id":"st-cmsis-stm32g491ceux","name":"STM32G491CEUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G491CEUx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491CEUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491CEUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491CEUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g491ceux"},{"id":"st-cmsis-stm32g491kcux","name":"STM32G491KCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G491KCUx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491KCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491KCUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491KCUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g491kcux"},{"id":"st-cmsis-stm32g491keux","name":"STM32G491KEUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G491KEUx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491KEUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491KEUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491KEUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g491keux"},{"id":"st-cmsis-stm32g491mcsx","name":"STM32G491MCSx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G491MCSx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491MCSx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mcsx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mcsx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mcsx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mcsx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mcsx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mcsx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491MCSx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mcsx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491MCSx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mcsx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mcsx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mcsx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g491mcsx"},{"id":"st-cmsis-stm32g491mctx","name":"STM32G491MCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G491MCTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491MCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491MCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491MCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g491mctx"},{"id":"st-cmsis-stm32g491mesx","name":"STM32G491MESx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G491MESx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491MESx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mesx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mesx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mesx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mesx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mesx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mesx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491MESx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mesx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491MESx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mesx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mesx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491mesx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g491mesx"},{"id":"st-cmsis-stm32g491metx","name":"STM32G491METx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G491METx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491METx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491METx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491METx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g491metx"},{"id":"st-cmsis-stm32g491rcix","name":"STM32G491RCIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G491RCIx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491RCIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491RCIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491RCIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g491rcix"},{"id":"st-cmsis-stm32g491rctx","name":"STM32G491RCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G491RCTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491RCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491RCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491RCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g491rctx"},{"id":"st-cmsis-stm32g491reix","name":"STM32G491REIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G491REIx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491REIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491REIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491REIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g491reix"},{"id":"st-cmsis-stm32g491retx","name":"STM32G491RETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G491RETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491RETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491RETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491RETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g491retx"},{"id":"st-cmsis-stm32g491retxz","name":"STM32G491RETxZ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G491RETxZ","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491RETxZ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491retxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491retxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491retxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491retxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491retxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491retxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":507903,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491RETxZ / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491retxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491RETxZ / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491retxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491retxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491retxz","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g491retxz"},{"id":"st-cmsis-stm32g491reyx","name":"STM32G491REYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G491REYx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491REYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491REYx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491REYx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g491reyx"},{"id":"st-cmsis-stm32g491vctx","name":"STM32G491VCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G491VCTx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491VCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491VCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491VCTx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g491vctx"},{"id":"st-cmsis-stm32g491vetx","name":"STM32G491VETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G491VETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491VETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491VETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / STM32G491VETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G491 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g491vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g491vetx"},{"id":"st-cmsis-stm32g4a1cetx","name":"STM32G4A1CETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G4A1CETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1CETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1CETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1CETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g4a1cetx"},{"id":"st-cmsis-stm32g4a1ceux","name":"STM32G4A1CEUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G4A1CEUx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1CEUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1CEUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1CEUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g4a1ceux"},{"id":"st-cmsis-stm32g4a1keux","name":"STM32G4A1KEUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G4A1KEUx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1KEUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1KEUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1KEUx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g4a1keux"},{"id":"st-cmsis-stm32g4a1mesx","name":"STM32G4A1MESx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G4A1MESx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1MESx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1mesx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1mesx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1mesx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1mesx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1mesx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1mesx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1MESx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1mesx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1MESx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1mesx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1mesx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1mesx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g4a1mesx"},{"id":"st-cmsis-stm32g4a1metx","name":"STM32G4A1METx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G4A1METx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1METx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1METx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1METx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1metx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g4a1metx"},{"id":"st-cmsis-stm32g4a1reix","name":"STM32G4A1REIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G4A1REIx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1REIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1REIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1REIx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g4a1reix"},{"id":"st-cmsis-stm32g4a1retx","name":"STM32G4A1RETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G4A1RETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1RETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1RETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1RETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g4a1retx"},{"id":"st-cmsis-stm32g4a1reyx","name":"STM32G4A1REYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G4A1REYx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1REYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1REYx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1REYx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g4a1reyx"},{"id":"st-cmsis-stm32g4a1vetx","name":"STM32G4A1VETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32G4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32G4A1VETx","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1VETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":170000000,"unit":"Hz","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Main_Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1VETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Main_Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / STM32G4A1VETx / memory[name or id=Main_Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM","value":114688,"unit":"bytes","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32g4xx","location":"Keil.STM32G4xx_DFP.pdsc / STM32G4 Series / STM32G4A1 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32g4a1vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32g4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32g4a1vetx"},{"id":"st-cmsis-stm32h503cbtx","name":"STM32H503CBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H503CBTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / STM32H503CBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h503cbtx"},{"id":"st-cmsis-stm32h503cbux","name":"STM32H503CBUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H503CBUx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / STM32H503CBUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h503cbux"},{"id":"st-cmsis-stm32h503ebyx","name":"STM32H503EBYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H503EBYx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / STM32H503EBYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503ebyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503ebyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503ebyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503ebyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503ebyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503ebyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503ebyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503ebyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503ebyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503ebyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503ebyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503ebyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h503ebyx"},{"id":"st-cmsis-stm32h503kbux","name":"STM32H503KBUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H503KBUx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / STM32H503KBUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h503kbux"},{"id":"st-cmsis-stm32h503rbtx","name":"STM32H503RBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H503RBTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / STM32H503RBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H503 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h503rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h503rbtx"},{"id":"st-cmsis-stm32h523cctx","name":"STM32H523CCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H523CCTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523CCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523CCTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523CCTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523CCTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523CCTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h523cctx"},{"id":"st-cmsis-stm32h523ccux","name":"STM32H523CCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H523CCUx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523CCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523CCUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523CCUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523CCUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523CCUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h523ccux"},{"id":"st-cmsis-stm32h523cetx","name":"STM32H523CETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H523CETx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523CETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523CETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523CETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523CETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523CETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h523cetx"},{"id":"st-cmsis-stm32h523ceux","name":"STM32H523CEUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H523CEUx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523CEUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523CEUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523CEUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523CEUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523CEUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h523ceux"},{"id":"st-cmsis-stm32h523heyx","name":"STM32H523HEYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H523HEYx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523HEYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523HEYx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523HEYx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523HEYx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523HEYx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h523heyx"},{"id":"st-cmsis-stm32h523rctx","name":"STM32H523RCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H523RCTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523RCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523RCTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523RCTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523RCTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523RCTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h523rctx"},{"id":"st-cmsis-stm32h523retx","name":"STM32H523RETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H523RETx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523RETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523RETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523RETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523RETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523RETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h523retx"},{"id":"st-cmsis-stm32h523vcix","name":"STM32H523VCIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H523VCIx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523VCIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523VCIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523VCIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523VCIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523VCIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h523vcix"},{"id":"st-cmsis-stm32h523vctx","name":"STM32H523VCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H523VCTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523VCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523VCTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523VCTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523VCTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523VCTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h523vctx"},{"id":"st-cmsis-stm32h523veix","name":"STM32H523VEIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H523VEIx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523VEIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523VEIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523VEIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523VEIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523VEIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h523veix"},{"id":"st-cmsis-stm32h523vetx","name":"STM32H523VETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H523VETx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523VETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523VETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523VETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523VETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523VETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h523vetx"},{"id":"st-cmsis-stm32h523zcjx","name":"STM32H523ZCJx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H523ZCJx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523ZCJx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523ZCJx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523ZCJx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523ZCJx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523ZCJx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zcjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h523zcjx"},{"id":"st-cmsis-stm32h523zctx","name":"STM32H523ZCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H523ZCTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523ZCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523ZCTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523ZCTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523ZCTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523ZCTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h523zctx"},{"id":"st-cmsis-stm32h523zejx","name":"STM32H523ZEJx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H523ZEJx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523ZEJx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523ZEJx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523ZEJx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523ZEJx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523ZEJx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h523zejx"},{"id":"st-cmsis-stm32h523zetx","name":"STM32H523ZETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H523ZETx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523ZETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523ZETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523ZETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523ZETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / STM32H523ZETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H523 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h523zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h523zetx"},{"id":"st-cmsis-stm32h533cetx","name":"STM32H533CETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H533CETx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533CETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533CETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533CETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533CETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533CETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h533cetx"},{"id":"st-cmsis-stm32h533ceux","name":"STM32H533CEUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H533CEUx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533CEUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533CEUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533CEUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533CEUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533CEUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h533ceux"},{"id":"st-cmsis-stm32h533heyx","name":"STM32H533HEYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H533HEYx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533HEYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533HEYx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533HEYx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533HEYx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533HEYx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533heyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h533heyx"},{"id":"st-cmsis-stm32h533retx","name":"STM32H533RETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H533RETx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533RETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533RETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533RETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533RETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533RETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h533retx"},{"id":"st-cmsis-stm32h533veix","name":"STM32H533VEIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H533VEIx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533VEIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533VEIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533VEIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533VEIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533VEIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h533veix"},{"id":"st-cmsis-stm32h533vetx","name":"STM32H533VETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H533VETx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533VETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533VETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533VETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533VETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533VETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h533vetx"},{"id":"st-cmsis-stm32h533zejx","name":"STM32H533ZEJx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H533ZEJx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533ZEJx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533ZEJx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533ZEJx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533ZEJx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533ZEJx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h533zejx"},{"id":"st-cmsis-stm32h533zetx","name":"STM32H533ZETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H533ZETx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533ZETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533ZETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533ZETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533ZETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / STM32H533ZETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H533 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h533zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h533zetx"},{"id":"st-cmsis-stm32h543cetx","name":"STM32H543CETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H543CETx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543CETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543CETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543CETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h543cetx"},{"id":"st-cmsis-stm32h543ceux","name":"STM32H543CEUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H543CEUx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543CEUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543CEUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543CEUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h543ceux"},{"id":"st-cmsis-stm32h543cgtx","name":"STM32H543CGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H543CGTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543CGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543CGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543CGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h543cgtx"},{"id":"st-cmsis-stm32h543cgux","name":"STM32H543CGUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H543CGUx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543CGUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543CGUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543CGUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h543cgux"},{"id":"st-cmsis-stm32h543retx","name":"STM32H543RETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H543RETx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543RETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543RETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543RETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h543retx"},{"id":"st-cmsis-stm32h543rgtx","name":"STM32H543RGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H543RGTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543RGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543RGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543RGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h543rgtx"},{"id":"st-cmsis-stm32h543ugyx","name":"STM32H543UGYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H543UGYx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543UGYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543UGYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543UGYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h543ugyx"},{"id":"st-cmsis-stm32h543veix","name":"STM32H543VEIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H543VEIx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543VEIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543VEIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543VEIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h543veix"},{"id":"st-cmsis-stm32h543vetx","name":"STM32H543VETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H543VETx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543VETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543VETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543VETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h543vetx"},{"id":"st-cmsis-stm32h543vezx","name":"STM32H543VEZx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H543VEZx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543VEZx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543VEZx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543VEZx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h543vezx"},{"id":"st-cmsis-stm32h543vgix","name":"STM32H543VGIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H543VGIx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543VGIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543VGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543VGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h543vgix"},{"id":"st-cmsis-stm32h543vgtx","name":"STM32H543VGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H543VGTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543VGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h543vgtx"},{"id":"st-cmsis-stm32h543vgzx","name":"STM32H543VGZx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H543VGZx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543VGZx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543VGZx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543VGZx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h543vgzx"},{"id":"st-cmsis-stm32h543zejx","name":"STM32H543ZEJx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H543ZEJx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543ZEJx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543ZEJx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543ZEJx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h543zejx"},{"id":"st-cmsis-stm32h543zetx","name":"STM32H543ZETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H543ZETx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543ZETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543ZETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543ZETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h543zetx"},{"id":"st-cmsis-stm32h543zezx","name":"STM32H543ZEZx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H543ZEZx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543ZEZx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543ZEZx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543ZEZx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zezx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h543zezx"},{"id":"st-cmsis-stm32h543zgjx","name":"STM32H543ZGJx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H543ZGJx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543ZGJx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543ZGJx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543ZGJx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h543zgjx"},{"id":"st-cmsis-stm32h543zgtx","name":"STM32H543ZGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H543ZGTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543ZGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543ZGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543ZGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h543zgtx"},{"id":"st-cmsis-stm32h543zgzx","name":"STM32H543ZGZx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H543ZGZx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543ZGZx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543ZGZx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / STM32H543ZGZx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H543 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h543zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h543zgzx"},{"id":"st-cmsis-stm32h553cgtx","name":"STM32H553CGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H553CGTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553CGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553CGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553CGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h553cgtx"},{"id":"st-cmsis-stm32h553cgux","name":"STM32H553CGUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H553CGUx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553CGUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553CGUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553CGUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h553cgux"},{"id":"st-cmsis-stm32h553rgtx","name":"STM32H553RGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H553RGTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553RGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553RGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553RGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h553rgtx"},{"id":"st-cmsis-stm32h553ugyx","name":"STM32H553UGYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H553UGYx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553UGYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553UGYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553UGYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553ugyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h553ugyx"},{"id":"st-cmsis-stm32h553vgix","name":"STM32H553VGIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H553VGIx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553VGIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553VGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553VGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h553vgix"},{"id":"st-cmsis-stm32h553vgtx","name":"STM32H553VGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H553VGTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553VGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h553vgtx"},{"id":"st-cmsis-stm32h553vgzx","name":"STM32H553VGZx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H553VGZx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553VGZx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553VGZx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553VGZx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553vgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h553vgzx"},{"id":"st-cmsis-stm32h553zgjx","name":"STM32H553ZGJx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H553ZGJx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553ZGJx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553ZGJx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553ZGJx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h553zgjx"},{"id":"st-cmsis-stm32h553zgtx","name":"STM32H553ZGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H553ZGTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553ZGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553ZGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553ZGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h553zgtx"},{"id":"st-cmsis-stm32h553zgzx","name":"STM32H553ZGZx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H553ZGZx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553ZGZx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553ZGZx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / STM32H553ZGZx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30034000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H553 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h553zgzx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h553zgzx"},{"id":"st-cmsis-stm32h562agix","name":"STM32H562AGIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H562AGIx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562AGIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562AGIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562AGIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562AGIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562AGIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h562agix"},{"id":"st-cmsis-stm32h562aiix","name":"STM32H562AIIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H562AIIx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562AIIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562AIIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562AIIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562AIIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562AIIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h562aiix"},{"id":"st-cmsis-stm32h562igkx","name":"STM32H562IGKx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H562IGKx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562IGKx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562IGKx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562IGKx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562IGKx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562IGKx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h562igkx"},{"id":"st-cmsis-stm32h562igtx","name":"STM32H562IGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H562IGTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562IGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562IGTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562IGTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562IGTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562IGTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h562igtx"},{"id":"st-cmsis-stm32h562iikx","name":"STM32H562IIKx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H562IIKx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562IIKx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562IIKx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562IIKx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562IIKx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562IIKx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h562iikx"},{"id":"st-cmsis-stm32h562iitx","name":"STM32H562IITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H562IITx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562IITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562IITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562IITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562IITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562IITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h562iitx"},{"id":"st-cmsis-stm32h562rgtx","name":"STM32H562RGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H562RGTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562RGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562RGTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562RGTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562RGTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562RGTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h562rgtx"},{"id":"st-cmsis-stm32h562rgvx","name":"STM32H562RGVx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H562RGVx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562RGVx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562RGVx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562RGVx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562RGVx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562RGVx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h562rgvx"},{"id":"st-cmsis-stm32h562ritx","name":"STM32H562RITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H562RITx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562RITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562RITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562RITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562RITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562RITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h562ritx"},{"id":"st-cmsis-stm32h562rivx","name":"STM32H562RIVx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H562RIVx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562RIVx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562RIVx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562RIVx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562RIVx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562RIVx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h562rivx"},{"id":"st-cmsis-stm32h562vgtx","name":"STM32H562VGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H562VGTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562VGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562VGTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562VGTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562VGTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562VGTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h562vgtx"},{"id":"st-cmsis-stm32h562vitx","name":"STM32H562VITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H562VITx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562VITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562VITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562VITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562VITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562VITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h562vitx"},{"id":"st-cmsis-stm32h562zgtx","name":"STM32H562ZGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H562ZGTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562ZGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562ZGTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562ZGTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562ZGTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562ZGTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h562zgtx"},{"id":"st-cmsis-stm32h562zitx","name":"STM32H562ZITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H562ZITx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562ZITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562ZITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562ZITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562ZITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / STM32H562ZITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H562 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h562zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h562zitx"},{"id":"st-cmsis-stm32h563agix","name":"STM32H563AGIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H563AGIx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563AGIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563AGIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563AGIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563AGIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563AGIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h563agix"},{"id":"st-cmsis-stm32h563aiix","name":"STM32H563AIIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H563AIIx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563AIIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563AIIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563AIIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563AIIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563AIIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h563aiix"},{"id":"st-cmsis-stm32h563aiixq","name":"STM32H563AIIxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H563AIIxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563AIIxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563AIIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563AIIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563AIIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563AIIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h563aiixq"},{"id":"st-cmsis-stm32h563igkx","name":"STM32H563IGKx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H563IGKx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IGKx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IGKx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IGKx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IGKx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IGKx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h563igkx"},{"id":"st-cmsis-stm32h563igtx","name":"STM32H563IGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H563IGTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IGTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IGTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IGTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IGTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563igtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h563igtx"},{"id":"st-cmsis-stm32h563iikx","name":"STM32H563IIKx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H563IIKx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IIKx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IIKx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IIKx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IIKx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IIKx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h563iikx"},{"id":"st-cmsis-stm32h563iikxq","name":"STM32H563IIKxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H563IIKxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IIKxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IIKxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IIKxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IIKxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IIKxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h563iikxq"},{"id":"st-cmsis-stm32h563iitx","name":"STM32H563IITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H563IITx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h563iitx"},{"id":"st-cmsis-stm32h563iitxq","name":"STM32H563IITxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H563IITxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IITxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IITxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IITxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IITxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563IITxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h563iitxq"},{"id":"st-cmsis-stm32h563lihxq","name":"STM32H563LIHxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H563LIHxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563LIHxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563LIHxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563LIHxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563LIHxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563LIHxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h563lihxq"},{"id":"st-cmsis-stm32h563miyxq","name":"STM32H563MIYxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H563MIYxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563MIYxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563MIYxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563MIYxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563MIYxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563MIYxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h563miyxq"},{"id":"st-cmsis-stm32h563rgtx","name":"STM32H563RGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H563RGTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563RGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563RGTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563RGTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563RGTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563RGTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h563rgtx"},{"id":"st-cmsis-stm32h563rgvx","name":"STM32H563RGVx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H563RGVx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563RGVx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563RGVx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563RGVx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563RGVx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563RGVx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rgvx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h563rgvx"},{"id":"st-cmsis-stm32h563ritx","name":"STM32H563RITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H563RITx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563RITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563RITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563RITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563RITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563RITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h563ritx"},{"id":"st-cmsis-stm32h563rivx","name":"STM32H563RIVx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H563RIVx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563RIVx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563RIVx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563RIVx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563RIVx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563RIVx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h563rivx"},{"id":"st-cmsis-stm32h563vgtx","name":"STM32H563VGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H563VGTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563VGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563VGTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563VGTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563VGTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563VGTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h563vgtx"},{"id":"st-cmsis-stm32h563vitx","name":"STM32H563VITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H563VITx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563VITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563VITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563VITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563VITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563VITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h563vitx"},{"id":"st-cmsis-stm32h563vitxq","name":"STM32H563VITxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H563VITxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563VITxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563VITxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563VITxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563VITxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563VITxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h563vitxq"},{"id":"st-cmsis-stm32h563zgtx","name":"STM32H563ZGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H563ZGTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563ZGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563ZGTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563ZGTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563ZGTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563ZGTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h563zgtx"},{"id":"st-cmsis-stm32h563zitx","name":"STM32H563ZITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H563ZITx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563ZITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563ZITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563ZITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563ZITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563ZITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h563zitx"},{"id":"st-cmsis-stm32h563zitxq","name":"STM32H563ZITxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H563ZITxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563ZITxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563ZITxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563ZITxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563ZITxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / STM32H563ZITxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H563 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h563zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h563zitxq"},{"id":"st-cmsis-stm32h573aiix","name":"STM32H573AIIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H573AIIx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573AIIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573AIIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573AIIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573AIIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573AIIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h573aiix"},{"id":"st-cmsis-stm32h573aiixq","name":"STM32H573AIIxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H573AIIxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573AIIxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573AIIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573AIIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573AIIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573AIIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573aiixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h573aiixq"},{"id":"st-cmsis-stm32h573iikx","name":"STM32H573IIKx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H573IIKx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573IIKx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573IIKx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573IIKx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573IIKx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573IIKx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h573iikx"},{"id":"st-cmsis-stm32h573iikxq","name":"STM32H573IIKxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H573IIKxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573IIKxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573IIKxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573IIKxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573IIKxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573IIKxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iikxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h573iikxq"},{"id":"st-cmsis-stm32h573iitx","name":"STM32H573IITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H573IITx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573IITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573IITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573IITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573IITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573IITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h573iitx"},{"id":"st-cmsis-stm32h573iitxq","name":"STM32H573IITxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H573IITxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573IITxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573IITxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573IITxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573IITxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573IITxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573iitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h573iitxq"},{"id":"st-cmsis-stm32h573lihxq","name":"STM32H573LIHxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H573LIHxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573LIHxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573LIHxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573LIHxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573LIHxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573LIHxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573lihxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h573lihxq"},{"id":"st-cmsis-stm32h573miyxq","name":"STM32H573MIYxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H573MIYxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573MIYxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573MIYxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573MIYxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573MIYxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573MIYxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573miyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h573miyxq"},{"id":"st-cmsis-stm32h573ritx","name":"STM32H573RITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H573RITx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573RITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573RITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573RITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573RITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573RITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573ritx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h573ritx"},{"id":"st-cmsis-stm32h573rivx","name":"STM32H573RIVx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H573RIVx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573RIVx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573RIVx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573RIVx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573RIVx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573RIVx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573rivx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h573rivx"},{"id":"st-cmsis-stm32h573vitx","name":"STM32H573VITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H573VITx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573VITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573VITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573VITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573VITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573VITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h573vitx"},{"id":"st-cmsis-stm32h573vitxq","name":"STM32H573VITxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H573VITxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573VITxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573VITxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573VITxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573VITxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573VITxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573vitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h573vitxq"},{"id":"st-cmsis-stm32h573zitx","name":"STM32H573ZITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H573ZITx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573ZITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573ZITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573ZITx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573ZITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573ZITx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h573zitx"},{"id":"st-cmsis-stm32h573zitxq","name":"STM32H573ZITxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H573ZITxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573ZITxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573ZITxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573ZITxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573ZITxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / STM32H573ZITxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30050000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H573 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h573zitxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h573zitxq"},{"id":"st-cmsis-stm32h5e4ajix","name":"STM32H5E4AJIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E4AJIx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4AJIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4AJIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4AJIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4AJIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4AJIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e4ajix"},{"id":"st-cmsis-stm32h5e4ajixq","name":"STM32H5E4AJIxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E4AJIxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4AJIxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4AJIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4AJIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4AJIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4AJIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e4ajixq"},{"id":"st-cmsis-stm32h5e4akix","name":"STM32H5E4AKIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E4AKIx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4AKIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":3145728,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4AKIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4AKIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":3145728,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4AKIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4AKIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4akix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e4akix"},{"id":"st-cmsis-stm32h5e4ijkx","name":"STM32H5E4IJKx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E4IJKx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IJKx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IJKx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IJKx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IJKx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IJKx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e4ijkx"},{"id":"st-cmsis-stm32h5e4ijkxq","name":"STM32H5E4IJKxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E4IJKxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IJKxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IJKxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IJKxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IJKxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IJKxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e4ijkxq"},{"id":"st-cmsis-stm32h5e4ijtx","name":"STM32H5E4IJTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E4IJTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IJTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IJTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IJTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IJTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IJTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e4ijtx"},{"id":"st-cmsis-stm32h5e4ijtxq","name":"STM32H5E4IJTxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E4IJTxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IJTxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IJTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IJTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IJTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IJTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e4ijtxq"},{"id":"st-cmsis-stm32h5e4ikkx","name":"STM32H5E4IKKx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E4IKKx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IKKx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":3145728,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IKKx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IKKx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":3145728,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IKKx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IKKx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4ikkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e4ikkx"},{"id":"st-cmsis-stm32h5e4iktx","name":"STM32H5E4IKTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E4IKTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IKTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":3145728,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IKTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IKTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":3145728,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IKTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4IKTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4iktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e4iktx"},{"id":"st-cmsis-stm32h5e4vjtx","name":"STM32H5E4VJTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E4VJTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4VJTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4VJTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4VJTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4VJTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4VJTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e4vjtx"},{"id":"st-cmsis-stm32h5e4vjtxq","name":"STM32H5E4VJTxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E4VJTxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4VJTxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4VJTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4VJTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4VJTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4VJTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e4vjtxq"},{"id":"st-cmsis-stm32h5e4vktx","name":"STM32H5E4VKTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E4VKTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4VKTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":3145728,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4VKTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4VKTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":3145728,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4VKTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4VKTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4vktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e4vktx"},{"id":"st-cmsis-stm32h5e4zjjx","name":"STM32H5E4ZJJx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E4ZJJx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZJJx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZJJx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZJJx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZJJx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZJJx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e4zjjx"},{"id":"st-cmsis-stm32h5e4zjjxq","name":"STM32H5E4ZJJxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E4ZJJxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZJJxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZJJxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZJJxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZJJxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZJJxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e4zjjxq"},{"id":"st-cmsis-stm32h5e4zjtx","name":"STM32H5E4ZJTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E4ZJTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZJTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZJTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZJTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZJTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZJTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e4zjtx"},{"id":"st-cmsis-stm32h5e4zjtxq","name":"STM32H5E4ZJTxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E4ZJTxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZJTxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZJTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZJTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZJTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZJTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e4zjtxq"},{"id":"st-cmsis-stm32h5e4zkjx","name":"STM32H5E4ZKJx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E4ZKJx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZKJx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":3145728,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZKJx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZKJx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":3145728,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZKJx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZKJx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zkjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e4zkjx"},{"id":"st-cmsis-stm32h5e4zktx","name":"STM32H5E4ZKTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E4ZKTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZKTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":3145728,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZKTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZKTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":3145728,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZKTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / STM32H5E4ZKTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e4zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e4zktx"},{"id":"st-cmsis-stm32h5e5ijkxq","name":"STM32H5E5IJKxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E5IJKxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5IJKxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5IJKxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5IJKxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5IJKxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5IJKxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e5ijkxq"},{"id":"st-cmsis-stm32h5e5ijtxq","name":"STM32H5E5IJTxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E5IJTxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5IJTxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5IJTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5IJTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5IJTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5IJTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e5ijtxq"},{"id":"st-cmsis-stm32h5e5ikkxq","name":"STM32H5E5IKKxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E5IKKxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5IKKxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":3145728,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5IKKxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5IKKxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":3145728,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5IKKxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5IKKxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ikkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e5ikkxq"},{"id":"st-cmsis-stm32h5e5iktxq","name":"STM32H5E5IKTxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E5IKTxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5IKTxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":3145728,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5IKTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5IKTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":3145728,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5IKTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5IKTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5iktxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e5iktxq"},{"id":"st-cmsis-stm32h5e5ljhxq","name":"STM32H5E5LJHxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E5LJHxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5LJHxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5LJHxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5LJHxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5LJHxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5LJHxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e5ljhxq"},{"id":"st-cmsis-stm32h5e5lkhxq","name":"STM32H5E5LKHxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E5LKHxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5LKHxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":3145728,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5LKHxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5LKHxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":3145728,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5LKHxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5LKHxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5lkhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e5lkhxq"},{"id":"st-cmsis-stm32h5e5vjyxq","name":"STM32H5E5VJYxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E5VJYxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5VJYxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5VJYxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5VJYxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5VJYxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5VJYxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e5vjyxq"},{"id":"st-cmsis-stm32h5e5vkyxq","name":"STM32H5E5VKYxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E5VKYxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5VKYxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":3145728,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5VKYxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5VKYxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":3145728,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5VKYxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5VKYxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5vkyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e5vkyxq"},{"id":"st-cmsis-stm32h5e5zjtx","name":"STM32H5E5ZJTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E5ZJTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5ZJTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5ZJTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5ZJTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5ZJTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5ZJTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e5zjtx"},{"id":"st-cmsis-stm32h5e5zktx","name":"STM32H5E5ZKTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5E5ZKTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5ZKTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":3145728,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5ZKTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5ZKTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":3145728,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5ZKTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / STM32H5E5ZKTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5E5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5e5zktx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5e5zktx"},{"id":"st-cmsis-stm32h5f4ajix","name":"STM32H5F4AJIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5F4AJIx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4AJIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4AJIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4AJIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4AJIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4AJIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5f4ajix"},{"id":"st-cmsis-stm32h5f4ajixq","name":"STM32H5F4AJIxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5F4AJIxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4AJIxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4AJIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4AJIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4AJIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4AJIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ajixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5f4ajixq"},{"id":"st-cmsis-stm32h5f4ijkx","name":"STM32H5F4IJKx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5F4IJKx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4IJKx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4IJKx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4IJKx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4IJKx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4IJKx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5f4ijkx"},{"id":"st-cmsis-stm32h5f4ijkxq","name":"STM32H5F4IJKxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5F4IJKxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4IJKxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4IJKxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4IJKxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4IJKxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4IJKxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5f4ijkxq"},{"id":"st-cmsis-stm32h5f4ijtx","name":"STM32H5F4IJTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5F4IJTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4IJTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4IJTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4IJTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4IJTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4IJTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5f4ijtx"},{"id":"st-cmsis-stm32h5f4ijtxq","name":"STM32H5F4IJTxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5F4IJTxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4IJTxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4IJTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4IJTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4IJTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4IJTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5f4ijtxq"},{"id":"st-cmsis-stm32h5f4vjtx","name":"STM32H5F4VJTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5F4VJTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4VJTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4VJTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4VJTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4VJTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4VJTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5f4vjtx"},{"id":"st-cmsis-stm32h5f4vjtxq","name":"STM32H5F4VJTxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5F4VJTxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4VJTxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4VJTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4VJTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4VJTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4VJTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4vjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5f4vjtxq"},{"id":"st-cmsis-stm32h5f4zjjx","name":"STM32H5F4ZJJx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5F4ZJJx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4ZJJx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4ZJJx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4ZJJx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4ZJJx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4ZJJx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5f4zjjx"},{"id":"st-cmsis-stm32h5f4zjjxq","name":"STM32H5F4ZJJxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5F4ZJJxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4ZJJxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4ZJJxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4ZJJxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4ZJJxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4ZJJxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjjxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5f4zjjxq"},{"id":"st-cmsis-stm32h5f4zjtx","name":"STM32H5F4ZJTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5F4ZJTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4ZJTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4ZJTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4ZJTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4ZJTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4ZJTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5f4zjtx"},{"id":"st-cmsis-stm32h5f4zjtxq","name":"STM32H5F4ZJTxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5F4ZJTxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4ZJTxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4ZJTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4ZJTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4ZJTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / STM32H5F4ZJTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F4 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f4zjtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5f4zjtxq"},{"id":"st-cmsis-stm32h5f5ijkxq","name":"STM32H5F5IJKxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5F5IJKxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5IJKxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5IJKxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5IJKxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5IJKxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5IJKxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijkxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5f5ijkxq"},{"id":"st-cmsis-stm32h5f5ijtxq","name":"STM32H5F5IJTxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5F5IJTxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5IJTxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5IJTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5IJTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5IJTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5IJTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ijtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5f5ijtxq"},{"id":"st-cmsis-stm32h5f5ljhxq","name":"STM32H5F5LJHxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5F5LJHxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5LJHxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5LJHxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5LJHxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5LJHxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5LJHxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5ljhxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5f5ljhxq"},{"id":"st-cmsis-stm32h5f5vjyxq","name":"STM32H5F5VJYxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5F5VJYxQ","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5VJYxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5VJYxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5VJYxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5VJYxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5VJYxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5vjyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5f5vjyxq"},{"id":"st-cmsis-stm32h5f5zjtx","name":"STM32H5F5ZJTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H5F5ZJTx","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5ZJTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":250000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_NS","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_NS","value":"0x40036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=BKPSRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKPSRAM_S","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKPSRAM_S","value":"0x50036400","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=BKPSRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5ZJTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5ZJTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":4194304,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5ZJTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / STM32H5F5ZJTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30040000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_NS","value":"0x20060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM3_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM3_S","value":"0x30060000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_NS","value":"0x200C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM4_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM4_S","value":"0x300C0000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_NS","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_NS","value":"0x20120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM5_S","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM5_S","value":"0x30120000","unit":"","sourceId":"cmsis-pack-stm32h5xx","location":"Keil.STM32H5xx_DFP.pdsc / STM32H5 Series / STM32H5F5 / memory[name or id=SRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h5f5zjtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h5f5zjtx"},{"id":"st-cmsis-stm32h7r3a8ix","name":"STM32H7R3A8Ix","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7R3A8Ix","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3A8Ix","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3A8Ix / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3A8Ix / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7r3a8ix"},{"id":"st-cmsis-stm32h7r3i8kx","name":"STM32H7R3I8Kx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7R3I8Kx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3I8Kx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3I8Kx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3I8Kx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7r3i8kx"},{"id":"st-cmsis-stm32h7r3i8tx","name":"STM32H7R3I8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7R3I8Tx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3I8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3I8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3I8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7r3i8tx"},{"id":"st-cmsis-stm32h7r3l8hx","name":"STM32H7R3L8Hx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7R3L8Hx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3L8Hx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3L8Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3L8Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7r3l8hx"},{"id":"st-cmsis-stm32h7r3l8hxh","name":"STM32H7R3L8HxH","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7R3L8HxH","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3L8HxH","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3L8HxH / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3L8HxH / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7r3l8hxh"},{"id":"st-cmsis-stm32h7r3r8vx","name":"STM32H7R3R8Vx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7R3R8Vx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3R8Vx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3R8Vx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3R8Vx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7r3r8vx"},{"id":"st-cmsis-stm32h7r3v8hx","name":"STM32H7R3V8Hx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7R3V8Hx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3V8Hx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3V8Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3V8Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7r3v8hx"},{"id":"st-cmsis-stm32h7r3v8tx","name":"STM32H7R3V8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7R3V8Tx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3V8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3V8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3V8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7r3v8tx"},{"id":"st-cmsis-stm32h7r3v8yx","name":"STM32H7R3V8Yx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7R3V8Yx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3V8Yx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3V8Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3V8Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7r3v8yx"},{"id":"st-cmsis-stm32h7r3z8jx","name":"STM32H7R3Z8Jx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7R3Z8Jx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3Z8Jx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3Z8Jx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3Z8Jx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7r3z8jx"},{"id":"st-cmsis-stm32h7r3z8tx","name":"STM32H7R3Z8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7R3Z8Tx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3Z8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3Z8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / STM32H7R3Z8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7r3z8tx"},{"id":"st-cmsis-stm32h7r7a8ix","name":"STM32H7R7A8Ix","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7R7A8Ix","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / STM32H7R7A8Ix","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / STM32H7R7A8Ix / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / STM32H7R7A8Ix / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7r7a8ix"},{"id":"st-cmsis-stm32h7r7i8kx","name":"STM32H7R7I8Kx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7R7I8Kx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / STM32H7R7I8Kx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / STM32H7R7I8Kx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / STM32H7R7I8Kx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7r7i8kx"},{"id":"st-cmsis-stm32h7r7i8tx","name":"STM32H7R7I8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7R7I8Tx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / STM32H7R7I8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / STM32H7R7I8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / STM32H7R7I8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7r7i8tx"},{"id":"st-cmsis-stm32h7r7l8hx","name":"STM32H7R7L8Hx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7R7L8Hx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / STM32H7R7L8Hx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / STM32H7R7L8Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / STM32H7R7L8Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7r7l8hx"},{"id":"st-cmsis-stm32h7r7l8hxh","name":"STM32H7R7L8HxH","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7R7L8HxH","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / STM32H7R7L8HxH","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / STM32H7R7L8HxH / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / STM32H7R7L8HxH / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7r7l8hxh"},{"id":"st-cmsis-stm32h7r7z8jx","name":"STM32H7R7Z8Jx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7R7Z8Jx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / STM32H7R7Z8Jx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / STM32H7R7Z8Jx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / STM32H7R7Z8Jx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7R7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7r7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7r7z8jx"},{"id":"st-cmsis-stm32h7s3a8ix","name":"STM32H7S3A8Ix","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7S3A8Ix","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3A8Ix","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3A8Ix / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3A8Ix / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7s3a8ix"},{"id":"st-cmsis-stm32h7s3i8kx","name":"STM32H7S3I8Kx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7S3I8Kx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3I8Kx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3I8Kx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3I8Kx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7s3i8kx"},{"id":"st-cmsis-stm32h7s3i8tx","name":"STM32H7S3I8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7S3I8Tx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3I8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3I8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3I8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7s3i8tx"},{"id":"st-cmsis-stm32h7s3l8hx","name":"STM32H7S3L8Hx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7S3L8Hx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3L8Hx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3L8Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3L8Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7s3l8hx"},{"id":"st-cmsis-stm32h7s3l8hxh","name":"STM32H7S3L8HxH","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7S3L8HxH","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3L8HxH","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3L8HxH / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3L8HxH / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7s3l8hxh"},{"id":"st-cmsis-stm32h7s3r8vx","name":"STM32H7S3R8Vx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7S3R8Vx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3R8Vx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3R8Vx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3R8Vx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3r8vx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7s3r8vx"},{"id":"st-cmsis-stm32h7s3v8hx","name":"STM32H7S3V8Hx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7S3V8Hx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3V8Hx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3V8Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3V8Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7s3v8hx"},{"id":"st-cmsis-stm32h7s3v8tx","name":"STM32H7S3V8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7S3V8Tx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3V8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3V8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3V8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7s3v8tx"},{"id":"st-cmsis-stm32h7s3v8yx","name":"STM32H7S3V8Yx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7S3V8Yx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3V8Yx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3V8Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3V8Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3v8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7s3v8yx"},{"id":"st-cmsis-stm32h7s3z8jx","name":"STM32H7S3Z8Jx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7S3Z8Jx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3Z8Jx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3Z8Jx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3Z8Jx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7s3z8jx"},{"id":"st-cmsis-stm32h7s3z8tx","name":"STM32H7S3Z8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7S3Z8Tx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3Z8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3Z8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / STM32H7S3Z8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S3 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s3z8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7s3z8tx"},{"id":"st-cmsis-stm32h7s7a8ix","name":"STM32H7S7A8Ix","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7S7A8Ix","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / STM32H7S7A8Ix","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / STM32H7S7A8Ix / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / STM32H7S7A8Ix / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7a8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7s7a8ix"},{"id":"st-cmsis-stm32h7s7i8kx","name":"STM32H7S7I8Kx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7S7I8Kx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / STM32H7S7I8Kx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / STM32H7S7I8Kx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / STM32H7S7I8Kx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8kx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7s7i8kx"},{"id":"st-cmsis-stm32h7s7i8tx","name":"STM32H7S7I8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7S7I8Tx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / STM32H7S7I8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / STM32H7S7I8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / STM32H7S7I8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7i8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7s7i8tx"},{"id":"st-cmsis-stm32h7s7l8hx","name":"STM32H7S7L8Hx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7S7L8Hx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / STM32H7S7L8Hx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / STM32H7S7L8Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / STM32H7S7L8Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7s7l8hx"},{"id":"st-cmsis-stm32h7s7l8hxh","name":"STM32H7S7L8HxH","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7S7L8HxH","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / STM32H7S7L8HxH","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / STM32H7S7L8HxH / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / STM32H7S7L8HxH / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7l8hxh","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7s7l8hxh"},{"id":"st-cmsis-stm32h7s7z8jx","name":"STM32H7S7Z8Jx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32H7RS Series","year":null,"architecture":"Cortex-M7","aliases":[],"fields":[{"key":"Configured device name","value":"STM32H7S7Z8Jx","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / STM32H7S7Z8Jx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M7","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":550000000,"unit":"Hz","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHB_SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHB_SRAM","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AHB_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXI_SRAM","value":466944,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXI_SRAM","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=AXI_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region BKP_SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of BKP_SRAM","value":"0x38800000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=BKP_SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_RAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=DTCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / STM32H7S7Z8Jx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / STM32H7S7Z8Jx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_RAM","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_RAM","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32h7rsxx","location":"Keil.STM32H7RSxx_DFP.pdsc / STM32H7RS Series / STM32H7S7 / memory[name or id=ITCM_RAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32h7s7z8jx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32h7rsxx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32h7s7z8jx"},{"id":"st-cmsis-stm32l010c6tx","name":"STM32L010C6Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L010C6Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010C6Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":256,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010C6Tx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010C6Tx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010C6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010C6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010C6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010C6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l010c6tx"},{"id":"st-cmsis-stm32l010f4px","name":"STM32L010F4Px","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L010F4Px","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010F4Px","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":128,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010F4Px / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010F4Px / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010F4Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010F4Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010F4Px / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010F4Px / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l010f4px"},{"id":"st-cmsis-stm32l010k4tx","name":"STM32L010K4Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L010K4Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010K4Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":128,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010K4Tx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010K4Tx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010K4Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010K4Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010K4Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010K4Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l010k4tx"},{"id":"st-cmsis-stm32l010k8tx","name":"STM32L010K8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L010K8Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010K8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":256,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010K8Tx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010K8Tx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010K8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010K8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010K8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010K8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l010k8tx"},{"id":"st-cmsis-stm32l010r8tx","name":"STM32L010R8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L010R8Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010R8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":256,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010R8Tx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010R8Tx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010R8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010R8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010R8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010R8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l010r8tx"},{"id":"st-cmsis-stm32l010rbtx","name":"STM32L010RBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L010RBTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010RBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":512,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010RBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010RBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010RBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010RBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010RBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L010 / STM32L010RBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l010rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l010rbtx"},{"id":"st-cmsis-stm32l011d3px","name":"STM32L011D3Px","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L011D3Px","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011D3Px","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":512,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011D3Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011D3Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011D3Px / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011D3Px / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l011d3px"},{"id":"st-cmsis-stm32l011d4px","name":"STM32L011D4Px","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L011D4Px","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011D4Px","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":512,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011D4Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011D4Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011D4Px / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011D4Px / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l011d4px"},{"id":"st-cmsis-stm32l011e3yx","name":"STM32L011E3Yx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L011E3Yx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011E3Yx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e3yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e3yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e3yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e3yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e3yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e3yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":512,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e3yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e3yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011E3Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e3yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011E3Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e3yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011E3Yx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e3yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011E3Yx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e3yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l011e3yx"},{"id":"st-cmsis-stm32l011e4yx","name":"STM32L011E4Yx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L011E4Yx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011E4Yx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":512,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011E4Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011E4Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011E4Yx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011E4Yx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l011e4yx"},{"id":"st-cmsis-stm32l011f3px","name":"STM32L011F3Px","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L011F3Px","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011F3Px","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":512,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011F3Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011F3Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011F3Px / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011F3Px / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l011f3px"},{"id":"st-cmsis-stm32l011f3ux","name":"STM32L011F3Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L011F3Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011F3Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":512,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011F3Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011F3Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011F3Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011F3Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l011f3ux"},{"id":"st-cmsis-stm32l011f4px","name":"STM32L011F4Px","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L011F4Px","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011F4Px","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":512,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011F4Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011F4Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011F4Px / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011F4Px / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l011f4px"},{"id":"st-cmsis-stm32l011f4ux","name":"STM32L011F4Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L011F4Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011F4Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":512,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011F4Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011F4Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011F4Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011F4Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l011f4ux"},{"id":"st-cmsis-stm32l011g3ux","name":"STM32L011G3Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L011G3Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011G3Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":512,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011G3Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011G3Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011G3Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011G3Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l011g3ux"},{"id":"st-cmsis-stm32l011g4ux","name":"STM32L011G4Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L011G4Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011G4Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":512,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011G4Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011G4Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011G4Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011G4Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l011g4ux"},{"id":"st-cmsis-stm32l011k3tx","name":"STM32L011K3Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L011K3Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011K3Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":512,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011K3Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011K3Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011K3Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011K3Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l011k3tx"},{"id":"st-cmsis-stm32l011k3ux","name":"STM32L011K3Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L011K3Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011K3Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":512,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011K3Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011K3Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011K3Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011K3Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k3ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l011k3ux"},{"id":"st-cmsis-stm32l011k4tx","name":"STM32L011K4Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L011K4Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011K4Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":512,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011K4Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011K4Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011K4Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011K4Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l011k4tx"},{"id":"st-cmsis-stm32l011k4ux","name":"STM32L011K4Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L011K4Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011K4Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":512,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011K4Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011K4Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011K4Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L011 / STM32L011K4Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l011k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l011k4ux"},{"id":"st-cmsis-stm32l021d4px","name":"STM32L021D4Px","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L021D4Px","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / STM32L021D4Px","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":512,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / STM32L021D4Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / STM32L021D4Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / STM32L021D4Px / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / STM32L021D4Px / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021d4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l021d4px"},{"id":"st-cmsis-stm32l021f4ux","name":"STM32L021F4Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L021F4Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / STM32L021F4Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":512,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / STM32L021F4Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / STM32L021F4Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / STM32L021F4Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / STM32L021F4Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021f4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l021f4ux"},{"id":"st-cmsis-stm32l021g4ux","name":"STM32L021G4Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L021G4Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / STM32L021G4Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":512,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / STM32L021G4Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / STM32L021G4Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / STM32L021G4Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / STM32L021G4Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l021g4ux"},{"id":"st-cmsis-stm32l021k4tx","name":"STM32L021K4Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L021K4Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / STM32L021K4Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":512,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / STM32L021K4Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / STM32L021K4Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / STM32L021K4Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L021 / STM32L021K4Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l021k4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l021k4tx"},{"id":"st-cmsis-stm32l031c4tx","name":"STM32L031C4Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L031C4Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031C4Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":1024,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031C4Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031C4Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031C4Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031C4Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l031c4tx"},{"id":"st-cmsis-stm32l031c4ux","name":"STM32L031C4Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L031C4Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031C4Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":1024,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031C4Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031C4Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031C4Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031C4Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l031c4ux"},{"id":"st-cmsis-stm32l031c6tx","name":"STM32L031C6Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L031C6Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031C6Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":1024,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031C6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031C6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031C6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031C6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l031c6tx"},{"id":"st-cmsis-stm32l031c6ux","name":"STM32L031C6Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L031C6Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031C6Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":1024,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031C6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031C6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031C6Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031C6Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l031c6ux"},{"id":"st-cmsis-stm32l031e4yx","name":"STM32L031E4Yx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L031E4Yx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031E4Yx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":1024,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031E4Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031E4Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031E4Yx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031E4Yx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e4yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l031e4yx"},{"id":"st-cmsis-stm32l031e6yx","name":"STM32L031E6Yx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L031E6Yx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031E6Yx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":1024,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031E6Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031E6Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031E6Yx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031E6Yx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l031e6yx"},{"id":"st-cmsis-stm32l031f4px","name":"STM32L031F4Px","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L031F4Px","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031F4Px","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":1024,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031F4Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031F4Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031F4Px / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031F4Px / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l031f4px"},{"id":"st-cmsis-stm32l031f6px","name":"STM32L031F6Px","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L031F6Px","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031F6Px","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":1024,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031F6Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031F6Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031F6Px / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031F6Px / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l031f6px"},{"id":"st-cmsis-stm32l031g4ux","name":"STM32L031G4Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L031G4Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031G4Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":1024,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031G4Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031G4Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031G4Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031G4Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l031g4ux"},{"id":"st-cmsis-stm32l031g6ux","name":"STM32L031G6Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L031G6Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031G6Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":1024,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031G6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031G6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031G6Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031G6Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l031g6ux"},{"id":"st-cmsis-stm32l031g6uxs","name":"STM32L031G6UxS","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L031G6UxS","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031G6UxS","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":1024,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031G6UxS / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031G6UxS / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031G6UxS / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031G6UxS / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l031g6uxs"},{"id":"st-cmsis-stm32l031k4ux","name":"STM32L031K4Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L031K4Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031K4Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":1024,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031K4Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031K4Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031K4Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031K4Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l031k4ux"},{"id":"st-cmsis-stm32l031k6tx","name":"STM32L031K6Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L031K6Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031K6Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":1024,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031K6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031K6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031K6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031K6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l031k6tx"},{"id":"st-cmsis-stm32l031k6ux","name":"STM32L031K6Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L031K6Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031K6Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":1024,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031K6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031K6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031K6Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L031 / STM32L031K6Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l031k6ux"},{"id":"st-cmsis-stm32l041c6tx","name":"STM32L041C6Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L041C6Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041C6Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":1024,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041C6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041C6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041C6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041C6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l041c6tx"},{"id":"st-cmsis-stm32l041c6ux","name":"STM32L041C6Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L041C6Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041C6Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":1024,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041C6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041C6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041C6Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041C6Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l041c6ux"},{"id":"st-cmsis-stm32l041e6yx","name":"STM32L041E6Yx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L041E6Yx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041E6Yx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":1024,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041E6Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041E6Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041E6Yx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041E6Yx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041e6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l041e6yx"},{"id":"st-cmsis-stm32l041f6px","name":"STM32L041F6Px","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L041F6Px","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041F6Px","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":1024,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041F6Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041F6Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041F6Px / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041F6Px / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l041f6px"},{"id":"st-cmsis-stm32l041g6ux","name":"STM32L041G6Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L041G6Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041G6Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":1024,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041G6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041G6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041G6Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041G6Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l041g6ux"},{"id":"st-cmsis-stm32l041g6uxs","name":"STM32L041G6UxS","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L041G6UxS","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041G6UxS","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":1024,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041G6UxS / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041G6UxS / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041G6UxS / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041G6UxS / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041g6uxs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l041g6uxs"},{"id":"st-cmsis-stm32l041k6tx","name":"STM32L041K6Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L041K6Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041K6Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":1024,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041K6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041K6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041K6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041K6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l041k6tx"},{"id":"st-cmsis-stm32l041k6ux","name":"STM32L041K6Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L041K6Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041K6Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"NO_MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":1024,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041K6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041K6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041K6Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L041 / STM32L041K6Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l041k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l041k6ux"},{"id":"st-cmsis-stm32l051c6tx","name":"STM32L051C6Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L051C6Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051C6Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051C6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051C6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051C6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051C6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l051c6tx"},{"id":"st-cmsis-stm32l051c6ux","name":"STM32L051C6Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L051C6Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051C6Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051C6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051C6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051C6Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051C6Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l051c6ux"},{"id":"st-cmsis-stm32l051c8tx","name":"STM32L051C8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L051C8Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051C8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051C8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051C8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051C8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051C8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l051c8tx"},{"id":"st-cmsis-stm32l051c8ux","name":"STM32L051C8Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L051C8Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051C8Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051C8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051C8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051C8Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051C8Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l051c8ux"},{"id":"st-cmsis-stm32l051k6tx","name":"STM32L051K6Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L051K6Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051K6Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051K6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051K6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051K6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051K6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l051k6tx"},{"id":"st-cmsis-stm32l051k6ux","name":"STM32L051K6Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L051K6Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051K6Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051K6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051K6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051K6Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051K6Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l051k6ux"},{"id":"st-cmsis-stm32l051k8tx","name":"STM32L051K8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L051K8Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051K8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051K8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051K8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051K8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051K8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l051k8tx"},{"id":"st-cmsis-stm32l051k8ux","name":"STM32L051K8Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L051K8Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051K8Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051K8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051K8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051K8Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051K8Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l051k8ux"},{"id":"st-cmsis-stm32l051r6hx","name":"STM32L051R6Hx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L051R6Hx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051R6Hx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051R6Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051R6Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051R6Hx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051R6Hx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l051r6hx"},{"id":"st-cmsis-stm32l051r6tx","name":"STM32L051R6Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L051R6Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051R6Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051R6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051R6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051R6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051R6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l051r6tx"},{"id":"st-cmsis-stm32l051r8hx","name":"STM32L051R8Hx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L051R8Hx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051R8Hx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051R8Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051R8Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051R8Hx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051R8Hx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l051r8hx"},{"id":"st-cmsis-stm32l051r8tx","name":"STM32L051R8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L051R8Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051R8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051R8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051R8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051R8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051R8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l051r8tx"},{"id":"st-cmsis-stm32l051t6yx","name":"STM32L051T6Yx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L051T6Yx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051T6Yx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051T6Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051T6Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051T6Yx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051T6Yx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l051t6yx"},{"id":"st-cmsis-stm32l051t8yx","name":"STM32L051T8Yx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L051T8Yx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051T8Yx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051T8Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051T8Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051T8Yx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L051 / STM32L051T8Yx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l051t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l051t8yx"},{"id":"st-cmsis-stm32l052c6tx","name":"STM32L052C6Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L052C6Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052C6Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052C6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052C6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052C6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052C6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l052c6tx"},{"id":"st-cmsis-stm32l052c6ux","name":"STM32L052C6Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L052C6Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052C6Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052C6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052C6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052C6Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052C6Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l052c6ux"},{"id":"st-cmsis-stm32l052c8tx","name":"STM32L052C8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L052C8Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052C8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052C8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052C8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052C8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052C8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l052c8tx"},{"id":"st-cmsis-stm32l052c8ux","name":"STM32L052C8Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L052C8Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052C8Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052C8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052C8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052C8Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052C8Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l052c8ux"},{"id":"st-cmsis-stm32l052k6tx","name":"STM32L052K6Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L052K6Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052K6Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052K6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052K6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052K6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052K6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l052k6tx"},{"id":"st-cmsis-stm32l052k6ux","name":"STM32L052K6Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L052K6Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052K6Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052K6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052K6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052K6Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052K6Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l052k6ux"},{"id":"st-cmsis-stm32l052k8tx","name":"STM32L052K8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L052K8Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052K8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052K8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052K8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052K8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052K8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l052k8tx"},{"id":"st-cmsis-stm32l052k8ux","name":"STM32L052K8Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L052K8Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052K8Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052K8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052K8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052K8Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052K8Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l052k8ux"},{"id":"st-cmsis-stm32l052r6hx","name":"STM32L052R6Hx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L052R6Hx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052R6Hx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052R6Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052R6Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052R6Hx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052R6Hx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l052r6hx"},{"id":"st-cmsis-stm32l052r6tx","name":"STM32L052R6Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L052R6Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052R6Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052R6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052R6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052R6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052R6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l052r6tx"},{"id":"st-cmsis-stm32l052r8hx","name":"STM32L052R8Hx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L052R8Hx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052R8Hx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052R8Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052R8Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052R8Hx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052R8Hx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l052r8hx"},{"id":"st-cmsis-stm32l052r8tx","name":"STM32L052R8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L052R8Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052R8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052R8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052R8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052R8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052R8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l052r8tx"},{"id":"st-cmsis-stm32l052t6yx","name":"STM32L052T6Yx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L052T6Yx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052T6Yx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052T6Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052T6Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052T6Yx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052T6Yx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t6yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l052t6yx"},{"id":"st-cmsis-stm32l052t8fx","name":"STM32L052T8Fx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L052T8Fx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052T8Fx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8fx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8fx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8fx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8fx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8fx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8fx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8fx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8fx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052T8Fx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8fx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052T8Fx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8fx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052T8Fx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8fx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052T8Fx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8fx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l052t8fx"},{"id":"st-cmsis-stm32l052t8yx","name":"STM32L052T8Yx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L052T8Yx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052T8Yx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052T8Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052T8Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052T8Yx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L052 / STM32L052T8Yx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l052t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l052t8yx"},{"id":"st-cmsis-stm32l053c6tx","name":"STM32L053C6Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L053C6Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053C6Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053C6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053C6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053C6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053C6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l053c6tx"},{"id":"st-cmsis-stm32l053c6ux","name":"STM32L053C6Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L053C6Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053C6Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053C6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053C6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053C6Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053C6Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l053c6ux"},{"id":"st-cmsis-stm32l053c8tx","name":"STM32L053C8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L053C8Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053C8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053C8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053C8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053C8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053C8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l053c8tx"},{"id":"st-cmsis-stm32l053c8ux","name":"STM32L053C8Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L053C8Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053C8Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053C8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053C8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053C8Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053C8Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l053c8ux"},{"id":"st-cmsis-stm32l053r6hx","name":"STM32L053R6Hx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L053R6Hx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053R6Hx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053R6Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053R6Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053R6Hx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053R6Hx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l053r6hx"},{"id":"st-cmsis-stm32l053r6tx","name":"STM32L053R6Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L053R6Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053R6Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053R6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053R6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053R6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053R6Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l053r6tx"},{"id":"st-cmsis-stm32l053r8hx","name":"STM32L053R8Hx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L053R8Hx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053R8Hx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053R8Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053R8Hx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053R8Hx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053R8Hx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8hx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l053r8hx"},{"id":"st-cmsis-stm32l053r8tx","name":"STM32L053R8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L053R8Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053R8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053R8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053R8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053R8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L053 / STM32L053R8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l053r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l053r8tx"},{"id":"st-cmsis-stm32l062c8ux","name":"STM32L062C8Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L062C8Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / STM32L062C8Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / STM32L062C8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / STM32L062C8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / STM32L062C8Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / STM32L062C8Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l062c8ux"},{"id":"st-cmsis-stm32l062k8tx","name":"STM32L062K8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L062K8Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / STM32L062K8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / STM32L062K8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / STM32L062K8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / STM32L062K8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / STM32L062K8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l062k8tx"},{"id":"st-cmsis-stm32l062k8ux","name":"STM32L062K8Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L062K8Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / STM32L062K8Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / STM32L062K8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / STM32L062K8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / STM32L062K8Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L062 / STM32L062K8Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l062k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l062k8ux"},{"id":"st-cmsis-stm32l063c8tx","name":"STM32L063C8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L063C8Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / STM32L063C8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / STM32L063C8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / STM32L063C8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / STM32L063C8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / STM32L063C8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l063c8tx"},{"id":"st-cmsis-stm32l063c8ux","name":"STM32L063C8Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L063C8Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / STM32L063C8Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / STM32L063C8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / STM32L063C8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / STM32L063C8Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / STM32L063C8Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l063c8ux"},{"id":"st-cmsis-stm32l063r8tx","name":"STM32L063R8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L063R8Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / STM32L063R8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":2048,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / STM32L063R8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / STM32L063R8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / STM32L063R8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L063 / STM32L063R8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l063r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l063r8tx"},{"id":"st-cmsis-stm32l071c8tx","name":"STM32L071C8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L071C8Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071C8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":3072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071C8Tx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080C00","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071C8Tx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071C8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071C8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071C8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071C8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l071c8tx"},{"id":"st-cmsis-stm32l071c8ux","name":"STM32L071C8Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L071C8Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071C8Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":3072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071C8Ux / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080C00","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071C8Ux / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071C8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071C8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071C8Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071C8Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l071c8ux"},{"id":"st-cmsis-stm32l071cbtx","name":"STM32L071CBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L071CBTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l071cbtx"},{"id":"st-cmsis-stm32l071cbux","name":"STM32L071CBUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L071CBUx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CBUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CBUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CBUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CBUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CBUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l071cbux"},{"id":"st-cmsis-stm32l071cbyx","name":"STM32L071CBYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L071CBYx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CBYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CBYx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CBYx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CBYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CBYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CBYx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CBYx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l071cbyx"},{"id":"st-cmsis-stm32l071cztx","name":"STM32L071CZTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L071CZTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CZTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l071cztx"},{"id":"st-cmsis-stm32l071czux","name":"STM32L071CZUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L071CZUx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CZUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CZUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CZUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CZUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CZUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CZUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CZUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l071czux"},{"id":"st-cmsis-stm32l071czyx","name":"STM32L071CZYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L071CZYx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CZYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CZYx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CZYx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CZYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CZYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CZYx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071CZYx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l071czyx"},{"id":"st-cmsis-stm32l071k8ux","name":"STM32L071K8Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L071K8Ux","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071K8Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":3072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071K8Ux / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080C00","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071K8Ux / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071K8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071K8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071K8Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071K8Ux / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l071k8ux"},{"id":"st-cmsis-stm32l071kbtx","name":"STM32L071KBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L071KBTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l071kbtx"},{"id":"st-cmsis-stm32l071kbux","name":"STM32L071KBUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L071KBUx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KBUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KBUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KBUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KBUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KBUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l071kbux"},{"id":"st-cmsis-stm32l071kztx","name":"STM32L071KZTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L071KZTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KZTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l071kztx"},{"id":"st-cmsis-stm32l071kzux","name":"STM32L071KZUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L071KZUx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KZUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KZUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KZUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KZUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KZUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KZUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071KZUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l071kzux"},{"id":"st-cmsis-stm32l071rbhx","name":"STM32L071RBHx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L071RBHx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RBHx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RBHx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RBHx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RBHx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RBHx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RBHx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RBHx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l071rbhx"},{"id":"st-cmsis-stm32l071rbtx","name":"STM32L071RBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L071RBTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l071rbtx"},{"id":"st-cmsis-stm32l071rzhx","name":"STM32L071RZHx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L071RZHx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RZHx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RZHx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RZHx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RZHx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RZHx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RZHx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RZHx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l071rzhx"},{"id":"st-cmsis-stm32l071rztx","name":"STM32L071RZTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L071RZTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RZTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071RZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l071rztx"},{"id":"st-cmsis-stm32l071v8tx","name":"STM32L071V8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L071V8Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071V8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":3072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071V8Tx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080C00","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071V8Tx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071V8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071V8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071V8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071V8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l071v8tx"},{"id":"st-cmsis-stm32l071vbtx","name":"STM32L071VBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L071VBTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071VBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071VBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071VBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071VBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071VBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071VBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071VBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l071vbtx"},{"id":"st-cmsis-stm32l071vztx","name":"STM32L071VZTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L071VZTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071VZTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071VZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071VZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071VZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071VZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071VZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L071 / STM32L071VZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l071vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l071vztx"},{"id":"st-cmsis-stm32l072cbtx","name":"STM32L072CBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L072CBTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l072cbtx"},{"id":"st-cmsis-stm32l072cbux","name":"STM32L072CBUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L072CBUx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CBUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CBUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CBUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CBUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CBUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l072cbux"},{"id":"st-cmsis-stm32l072cbyx","name":"STM32L072CBYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L072CBYx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CBYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CBYx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CBYx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CBYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CBYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CBYx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CBYx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l072cbyx"},{"id":"st-cmsis-stm32l072czex","name":"STM32L072CZEx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L072CZEx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZEx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czex","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czex","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czex","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czex","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czex","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czex","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZEx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czex","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZEx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czex","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZEx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czex","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZEx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czex","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZEx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czex","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZEx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czex","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l072czex"},{"id":"st-cmsis-stm32l072cztx","name":"STM32L072CZTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L072CZTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l072cztx"},{"id":"st-cmsis-stm32l072czux","name":"STM32L072CZUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L072CZUx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l072czux"},{"id":"st-cmsis-stm32l072czyx","name":"STM32L072CZYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L072CZYx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZYx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZYx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZYx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072CZYx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l072czyx"},{"id":"st-cmsis-stm32l072kbux","name":"STM32L072KBUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L072KBUx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072KBUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072KBUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072KBUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072KBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072KBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072KBUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072KBUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l072kbux"},{"id":"st-cmsis-stm32l072kztx","name":"STM32L072KZTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L072KZTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072KZTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072KZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072KZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072KZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072KZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072KZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072KZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l072kztx"},{"id":"st-cmsis-stm32l072kzux","name":"STM32L072KZUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L072KZUx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072KZUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072KZUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072KZUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072KZUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072KZUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072KZUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072KZUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l072kzux"},{"id":"st-cmsis-stm32l072rbhx","name":"STM32L072RBHx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L072RBHx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RBHx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RBHx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RBHx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RBHx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RBHx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RBHx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RBHx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l072rbhx"},{"id":"st-cmsis-stm32l072rbix","name":"STM32L072RBIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L072RBIx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RBIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RBIx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RBIx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RBIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RBIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RBIx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RBIx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l072rbix"},{"id":"st-cmsis-stm32l072rbtx","name":"STM32L072RBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L072RBTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l072rbtx"},{"id":"st-cmsis-stm32l072rzhx","name":"STM32L072RZHx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L072RZHx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RZHx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RZHx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RZHx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RZHx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RZHx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RZHx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RZHx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l072rzhx"},{"id":"st-cmsis-stm32l072rzix","name":"STM32L072RZIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L072RZIx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RZIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RZIx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RZIx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RZIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RZIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RZIx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RZIx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l072rzix"},{"id":"st-cmsis-stm32l072rztx","name":"STM32L072RZTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L072RZTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RZTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072RZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l072rztx"},{"id":"st-cmsis-stm32l072v8ix","name":"STM32L072V8Ix","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L072V8Ix","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072V8Ix","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":3072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072V8Ix / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080C00","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072V8Ix / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072V8Ix / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072V8Ix / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072V8Ix / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072V8Ix / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l072v8ix"},{"id":"st-cmsis-stm32l072v8tx","name":"STM32L072V8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L072V8Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072V8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":3072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072V8Tx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080C00","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072V8Tx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072V8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072V8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072V8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072V8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l072v8tx"},{"id":"st-cmsis-stm32l072vbix","name":"STM32L072VBIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L072VBIx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VBIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VBIx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VBIx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VBIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VBIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VBIx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VBIx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l072vbix"},{"id":"st-cmsis-stm32l072vbtx","name":"STM32L072VBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L072VBTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l072vbtx"},{"id":"st-cmsis-stm32l072vzix","name":"STM32L072VZIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L072VZIx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VZIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VZIx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VZIx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VZIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VZIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VZIx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VZIx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l072vzix"},{"id":"st-cmsis-stm32l072vztx","name":"STM32L072VZTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L072VZTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VZTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L072 / STM32L072VZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l072vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l072vztx"},{"id":"st-cmsis-stm32l073cbtx","name":"STM32L073CBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L073CBTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l073cbtx"},{"id":"st-cmsis-stm32l073cbux","name":"STM32L073CBUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L073CBUx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CBUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CBUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CBUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CBUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CBUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l073cbux"},{"id":"st-cmsis-stm32l073cztx","name":"STM32L073CZTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L073CZTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CZTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l073cztx"},{"id":"st-cmsis-stm32l073czux","name":"STM32L073CZUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L073CZUx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CZUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CZUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CZUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CZUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CZUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CZUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CZUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l073czux"},{"id":"st-cmsis-stm32l073czyx","name":"STM32L073CZYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L073CZYx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CZYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CZYx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CZYx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CZYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CZYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CZYx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073CZYx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l073czyx"},{"id":"st-cmsis-stm32l073rbhx","name":"STM32L073RBHx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L073RBHx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RBHx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RBHx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RBHx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RBHx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RBHx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RBHx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RBHx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l073rbhx"},{"id":"st-cmsis-stm32l073rbtx","name":"STM32L073RBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L073RBTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l073rbtx"},{"id":"st-cmsis-stm32l073rzhx","name":"STM32L073RZHx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L073RZHx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RZHx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RZHx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RZHx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RZHx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RZHx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RZHx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RZHx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l073rzhx"},{"id":"st-cmsis-stm32l073rzix","name":"STM32L073RZIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L073RZIx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RZIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RZIx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RZIx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RZIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RZIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RZIx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RZIx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l073rzix"},{"id":"st-cmsis-stm32l073rztx","name":"STM32L073RZTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L073RZTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RZTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073RZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l073rztx"},{"id":"st-cmsis-stm32l073v8tx","name":"STM32L073V8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L073V8Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073V8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":3072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073V8Tx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080C00","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073V8Tx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073V8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073V8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073V8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073V8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l073v8tx"},{"id":"st-cmsis-stm32l073vbtx","name":"STM32L073VBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L073VBTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073VBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073VBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073VBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073VBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073VBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073VBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073VBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l073vbtx"},{"id":"st-cmsis-stm32l073vzix","name":"STM32L073VZIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L073VZIx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073VZIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073VZIx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073VZIx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073VZIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073VZIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073VZIx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073VZIx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l073vzix"},{"id":"st-cmsis-stm32l073vztx","name":"STM32L073VZTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L073VZTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073VZTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073VZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073VZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073VZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073VZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073VZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L073 / STM32L073VZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l073vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l073vztx"},{"id":"st-cmsis-stm32l081cbtx","name":"STM32L081CBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L081CBTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081CBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081CBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081CBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081CBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081CBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081CBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081CBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l081cbtx"},{"id":"st-cmsis-stm32l081cztx","name":"STM32L081CZTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L081CZTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081CZTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081CZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081CZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081CZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081CZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081CZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081CZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l081cztx"},{"id":"st-cmsis-stm32l081czux","name":"STM32L081CZUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L081CZUx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081CZUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081CZUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081CZUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081CZUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081CZUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081CZUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081CZUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l081czux"},{"id":"st-cmsis-stm32l081kztx","name":"STM32L081KZTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L081KZTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081KZTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081KZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081KZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081KZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081KZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081KZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081KZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l081kztx"},{"id":"st-cmsis-stm32l081kzux","name":"STM32L081KZUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L081KZUx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081KZUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081KZUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081KZUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081KZUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081KZUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081KZUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L081 / STM32L081KZUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l081kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l081kzux"},{"id":"st-cmsis-stm32l082czux","name":"STM32L082CZUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L082CZUx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082CZUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082CZUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082CZUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082CZUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082CZUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l082czux"},{"id":"st-cmsis-stm32l082czyx","name":"STM32L082CZYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L082CZYx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082CZYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082CZYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082CZYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082CZYx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082CZYx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082czyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l082czyx"},{"id":"st-cmsis-stm32l082kbux","name":"STM32L082KBUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L082KBUx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082KBUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082KBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082KBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082KBUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082KBUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l082kbux"},{"id":"st-cmsis-stm32l082kztx","name":"STM32L082KZTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L082KZTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082KZTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082KZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082KZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082KZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082KZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l082kztx"},{"id":"st-cmsis-stm32l082kzux","name":"STM32L082KZUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L082KZUx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082KZUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082KZUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082KZUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082KZUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L082 / STM32L082KZUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l082kzux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l082kzux"},{"id":"st-cmsis-stm32l083cbtx","name":"STM32L083CBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L083CBTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083CBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083CBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083CBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083CBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083CBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083CBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083CBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l083cbtx"},{"id":"st-cmsis-stm32l083cztx","name":"STM32L083CZTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L083CZTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083CZTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083CZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083CZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083CZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083CZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083CZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083CZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083cztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l083cztx"},{"id":"st-cmsis-stm32l083czux","name":"STM32L083CZUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L083CZUx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083CZUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083CZUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083CZUx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083CZUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083CZUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083CZUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083CZUx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083czux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l083czux"},{"id":"st-cmsis-stm32l083rbhx","name":"STM32L083RBHx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L083RBHx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RBHx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RBHx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RBHx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RBHx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RBHx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RBHx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RBHx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l083rbhx"},{"id":"st-cmsis-stm32l083rbtx","name":"STM32L083RBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L083RBTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l083rbtx"},{"id":"st-cmsis-stm32l083rzhx","name":"STM32L083RZHx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L083RZHx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RZHx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RZHx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RZHx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RZHx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RZHx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RZHx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RZHx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rzhx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l083rzhx"},{"id":"st-cmsis-stm32l083rztx","name":"STM32L083RZTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L083RZTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RZTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083RZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083rztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l083rztx"},{"id":"st-cmsis-stm32l083v8tx","name":"STM32L083V8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L083V8Tx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083V8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":3072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083V8Tx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080C00","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083V8Tx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083V8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083V8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":327680,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083V8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083V8Tx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083v8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l083v8tx"},{"id":"st-cmsis-stm32l083vbtx","name":"STM32L083VBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L083VBTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083VBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083VBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083VBTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083VBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083VBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083VBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083VBTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l083vbtx"},{"id":"st-cmsis-stm32l083vzix","name":"STM32L083VZIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L083VZIx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083VZIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083VZIx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083VZIx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083VZIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083VZIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083VZIx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083VZIx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vzix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l083vzix"},{"id":"st-cmsis-stm32l083vztx","name":"STM32L083VZTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L083VZTx","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083VZTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region EEPROM","value":6144,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083VZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of EEPROM","value":"0x08080000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083VZTx / memory[name or id=EEPROM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083VZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083VZTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":20480,"unit":"bytes","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083VZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l0xx","location":"Keil.STM32L0xx_DFP.pdsc / STM32L0 Series / STM32L083 / STM32L083VZTx / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l083vztx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l083vztx"},{"id":"st-cmsis-stm32l100c6","name":"STM32L100C6","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L100C6Ux"],"fields":[{"key":"Configured device name","value":"STM32L100C6","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100C6","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L100C6Ux","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100C6","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100C6 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100C6 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100C6 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100C6 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l100c6"},{"id":"st-cmsis-stm32l100c6xxa","name":"STM32L100C6xxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L100C6UxA"],"fields":[{"key":"Configured device name","value":"STM32L100C6xxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100C6xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L100C6UxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100C6xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100C6xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100C6xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100C6xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100C6xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l100c6xxa"},{"id":"st-cmsis-stm32l100r8","name":"STM32L100R8","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L100R8Tx"],"fields":[{"key":"Configured device name","value":"STM32L100R8","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100R8","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L100R8Tx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100R8","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100R8 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100R8 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100R8 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100R8 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l100r8"},{"id":"st-cmsis-stm32l100r8xxa","name":"STM32L100R8xxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L100R8TxA"],"fields":[{"key":"Configured device name","value":"STM32L100R8xxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100R8xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L100R8TxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100R8xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100R8xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100R8xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100R8xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100R8xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l100r8xxa"},{"id":"st-cmsis-stm32l100rb","name":"STM32L100RB","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L100RBTx"],"fields":[{"key":"Configured device name","value":"STM32L100RB","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100RB","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L100RBTx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100RB","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100RB / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100RB / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":10240,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100RB / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100RB / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l100rb"},{"id":"st-cmsis-stm32l100rbxxa","name":"STM32L100RBxxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L100RBTxA"],"fields":[{"key":"Configured device name","value":"STM32L100RBxxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100RBxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L100RBTxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100RBxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100RBxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100RBxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":10240,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100RBxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100RBxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l100rbxxa"},{"id":"st-cmsis-stm32l100rc","name":"STM32L100RC","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L100RCTx"],"fields":[{"key":"Configured device name","value":"STM32L100RC","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100RC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L100RCTx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100RC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100RC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100RC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100RC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L100 / STM32L100RC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l100rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l100rc"},{"id":"st-cmsis-stm32l151c6","name":"STM32L151C6","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151C6Tx","STM32L151C6Ux"],"fields":[{"key":"Configured device name","value":"STM32L151C6","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C6","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151C6Tx, STM32L151C6Ux","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C6","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C6 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C6 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":10240,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C6 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C6 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151c6"},{"id":"st-cmsis-stm32l151c6xxa","name":"STM32L151C6xxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151C6TxA","STM32L151C6UxA"],"fields":[{"key":"Configured device name","value":"STM32L151C6xxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C6xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151C6TxA, STM32L151C6UxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C6xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C6xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C6xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C6xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C6xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151c6xxa"},{"id":"st-cmsis-stm32l151c8","name":"STM32L151C8","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151C8Tx","STM32L151C8Ux"],"fields":[{"key":"Configured device name","value":"STM32L151C8","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C8","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151C8Tx, STM32L151C8Ux","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C8","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C8 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C8 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":10240,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C8 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C8 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151c8"},{"id":"st-cmsis-stm32l151c8xxa","name":"STM32L151C8xxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151C8TxA","STM32L151C8UxA"],"fields":[{"key":"Configured device name","value":"STM32L151C8xxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C8xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151C8TxA, STM32L151C8UxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C8xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C8xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C8xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C8xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151C8xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151c8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151c8xxa"},{"id":"st-cmsis-stm32l151cb","name":"STM32L151CB","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151CBTx","STM32L151CBUx"],"fields":[{"key":"Configured device name","value":"STM32L151CB","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151CB","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151CBTx, STM32L151CBUx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151CB","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151CB / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151CB / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151CB / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151CB / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151cb"},{"id":"st-cmsis-stm32l151cbxxa","name":"STM32L151CBxxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151CBTxA","STM32L151CBUxA"],"fields":[{"key":"Configured device name","value":"STM32L151CBxxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151CBxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151CBTxA, STM32L151CBUxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151CBxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151CBxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151CBxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151CBxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151CBxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151cbxxa"},{"id":"st-cmsis-stm32l151cc","name":"STM32L151CC","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151CCTx","STM32L151CCUx"],"fields":[{"key":"Configured device name","value":"STM32L151CC","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151CC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151CCTx, STM32L151CCUx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151CC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151CC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151CC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151CC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151CC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151cc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151cc"},{"id":"st-cmsis-stm32l151qc","name":"STM32L151QC","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151QCHx"],"fields":[{"key":"Configured device name","value":"STM32L151QC","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151QC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151QCHx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151QC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151QC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151QC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151QC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151QC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151qc"},{"id":"st-cmsis-stm32l151qd","name":"STM32L151QD","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151QDHx"],"fields":[{"key":"Configured device name","value":"STM32L151QD","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151QD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151QDHx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151QD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151QD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151QD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151QD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151QD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151qd"},{"id":"st-cmsis-stm32l151qe","name":"STM32L151QE","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151QEHx"],"fields":[{"key":"Configured device name","value":"STM32L151QE","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151QE","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qe","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151QEHx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151QE","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qe","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qe","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qe","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qe","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qe","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qe","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151QE / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qe","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151QE / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qe","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151QE / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qe","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151QE / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151qe","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151qe"},{"id":"st-cmsis-stm32l151r6","name":"STM32L151R6","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151R6Hx","STM32L151R6Tx"],"fields":[{"key":"Configured device name","value":"STM32L151R6","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R6","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151R6Hx, STM32L151R6Tx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R6","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R6 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R6 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":10240,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R6 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R6 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151r6"},{"id":"st-cmsis-stm32l151r6xxa","name":"STM32L151R6xxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151R6HxA","STM32L151R6TxA"],"fields":[{"key":"Configured device name","value":"STM32L151R6xxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R6xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151R6HxA, STM32L151R6TxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R6xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R6xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R6xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R6xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R6xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151r6xxa"},{"id":"st-cmsis-stm32l151r8","name":"STM32L151R8","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151R8Hx","STM32L151R8Tx"],"fields":[{"key":"Configured device name","value":"STM32L151R8","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R8","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151R8Hx, STM32L151R8Tx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R8","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R8 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R8 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":10240,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R8 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R8 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151r8"},{"id":"st-cmsis-stm32l151r8xxa","name":"STM32L151R8xxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151R8HxA","STM32L151R8TxA"],"fields":[{"key":"Configured device name","value":"STM32L151R8xxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R8xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151R8HxA, STM32L151R8TxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R8xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R8xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R8xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R8xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151R8xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151r8xxa"},{"id":"st-cmsis-stm32l151rb","name":"STM32L151RB","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151RBHx","STM32L151RBTx"],"fields":[{"key":"Configured device name","value":"STM32L151RB","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RB","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151RBHx, STM32L151RBTx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RB","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RB / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RB / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RB / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RB / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151rb"},{"id":"st-cmsis-stm32l151rbxxa","name":"STM32L151RBxxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151RBHxA","STM32L151RBTxA"],"fields":[{"key":"Configured device name","value":"STM32L151RBxxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RBxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151RBHxA, STM32L151RBTxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RBxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RBxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RBxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RBxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RBxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151rbxxa"},{"id":"st-cmsis-stm32l151rc","name":"STM32L151RC","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151RCTx","STM32L151RCYx"],"fields":[{"key":"Configured device name","value":"STM32L151RC","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151RCTx, STM32L151RCYx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151rc"},{"id":"st-cmsis-stm32l151rcxxa","name":"STM32L151RCxxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151RCTxA"],"fields":[{"key":"Configured device name","value":"STM32L151RCxxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RCxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151RCTxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RCxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RCxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RCxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RCxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RCxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151rcxxa"},{"id":"st-cmsis-stm32l151rd","name":"STM32L151RD","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151RDTx","STM32L151RDYx"],"fields":[{"key":"Configured device name","value":"STM32L151RD","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151RDTx, STM32L151RDYx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151rd"},{"id":"st-cmsis-stm32l151re","name":"STM32L151RE","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151RETx"],"fields":[{"key":"Configured device name","value":"STM32L151RE","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RE","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151RETx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RE","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RE / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RE / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RE / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151RE / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151re"},{"id":"st-cmsis-stm32l151uc","name":"STM32L151UC","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151UCYx"],"fields":[{"key":"Configured device name","value":"STM32L151UC","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151UC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151uc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151UCYx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151UC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151uc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151uc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151uc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151uc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151uc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151uc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151UC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151uc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151UC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151uc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151UC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151uc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151UC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151uc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151uc"},{"id":"st-cmsis-stm32l151v8","name":"STM32L151V8","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151V8Hx","STM32L151V8Tx"],"fields":[{"key":"Configured device name","value":"STM32L151V8","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151V8","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151v8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151V8Hx, STM32L151V8Tx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151V8","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151v8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151v8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151v8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151v8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151v8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151v8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151V8 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151v8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151V8 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151v8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":10240,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151V8 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151v8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151V8 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151v8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151v8"},{"id":"st-cmsis-stm32l151v8xxa","name":"STM32L151V8xxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151V8HxA","STM32L151V8TxA"],"fields":[{"key":"Configured device name","value":"STM32L151V8xxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151V8xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151v8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151V8HxA, STM32L151V8TxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151V8xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151v8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151v8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151v8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151v8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151v8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151v8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151V8xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151v8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151V8xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151v8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151V8xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151v8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151V8xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151v8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151v8xxa"},{"id":"st-cmsis-stm32l151vb","name":"STM32L151VB","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151VBHx","STM32L151VBTx"],"fields":[{"key":"Configured device name","value":"STM32L151VB","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VB","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151VBHx, STM32L151VBTx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VB","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VB / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VB / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VB / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VB / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151vb"},{"id":"st-cmsis-stm32l151vbxxa","name":"STM32L151VBxxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151VBHxA","STM32L151VBTxA"],"fields":[{"key":"Configured device name","value":"STM32L151VBxxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VBxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151VBHxA, STM32L151VBTxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VBxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VBxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VBxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VBxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VBxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151vbxxa"},{"id":"st-cmsis-stm32l151vc","name":"STM32L151VC","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151VCHx","STM32L151VCTx"],"fields":[{"key":"Configured device name","value":"STM32L151VC","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151VCHx, STM32L151VCTx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151vc"},{"id":"st-cmsis-stm32l151vcxxa","name":"STM32L151VCxxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151VCTxA"],"fields":[{"key":"Configured device name","value":"STM32L151VCxxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VCxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151VCTxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VCxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VCxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VCxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VCxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VCxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151vcxxa"},{"id":"st-cmsis-stm32l151vd","name":"STM32L151VD","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151VDTx"],"fields":[{"key":"Configured device name","value":"STM32L151VD","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151VDTx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151vd"},{"id":"st-cmsis-stm32l151vdxxx","name":"STM32L151VDxxX","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151VDTxX","STM32L151VDYxX"],"fields":[{"key":"Configured device name","value":"STM32L151VDxxX","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VDxxX","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151VDTxX, STM32L151VDYxX","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VDxxX","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VDxxX / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VDxxX / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VDxxX / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VDxxX / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151vdxxx"},{"id":"st-cmsis-stm32l151ve","name":"STM32L151VE","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151VETx","STM32L151VEYx"],"fields":[{"key":"Configured device name","value":"STM32L151VE","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VE","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151VETx, STM32L151VEYx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VE","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VE / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VE / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VE / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151VE / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151ve"},{"id":"st-cmsis-stm32l151zc","name":"STM32L151ZC","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151ZCTx"],"fields":[{"key":"Configured device name","value":"STM32L151ZC","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151ZC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151ZCTx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151ZC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151ZC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151ZC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151ZC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151ZC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151zc"},{"id":"st-cmsis-stm32l151zd","name":"STM32L151ZD","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151ZDTx"],"fields":[{"key":"Configured device name","value":"STM32L151ZD","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151ZD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151ZDTx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151ZD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151ZD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151ZD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151ZD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151ZD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151zd"},{"id":"st-cmsis-stm32l151ze","name":"STM32L151ZE","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L151ZETx"],"fields":[{"key":"Configured device name","value":"STM32L151ZE","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151ZE","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L151ZETx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151ZE","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151ZE / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151ZE / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151ZE / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L151 / STM32L151ZE / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l151ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l151ze"},{"id":"st-cmsis-stm32l152c6","name":"STM32L152C6","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152C6Tx","STM32L152C6Ux"],"fields":[{"key":"Configured device name","value":"STM32L152C6","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C6","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152C6Tx, STM32L152C6Ux","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C6","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C6 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C6 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":10240,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C6 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C6 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152c6"},{"id":"st-cmsis-stm32l152c6xxa","name":"STM32L152C6xxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152C6TxA","STM32L152C6UxA"],"fields":[{"key":"Configured device name","value":"STM32L152C6xxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C6xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152C6TxA, STM32L152C6UxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C6xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C6xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C6xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C6xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C6xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152c6xxa"},{"id":"st-cmsis-stm32l152c8","name":"STM32L152C8","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152C8Tx","STM32L152C8Ux"],"fields":[{"key":"Configured device name","value":"STM32L152C8","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C8","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152C8Tx, STM32L152C8Ux","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C8","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C8 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C8 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":10240,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C8 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C8 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152c8"},{"id":"st-cmsis-stm32l152c8xxa","name":"STM32L152C8xxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152C8TxA","STM32L152C8UxA"],"fields":[{"key":"Configured device name","value":"STM32L152C8xxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C8xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152C8TxA, STM32L152C8UxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C8xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C8xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C8xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C8xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152C8xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152c8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152c8xxa"},{"id":"st-cmsis-stm32l152cb","name":"STM32L152CB","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152CBTx","STM32L152CBUx"],"fields":[{"key":"Configured device name","value":"STM32L152CB","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152CB","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152CBTx, STM32L152CBUx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152CB","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152CB / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152CB / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152CB / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152CB / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152cb"},{"id":"st-cmsis-stm32l152cbxxa","name":"STM32L152CBxxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152CBTxA","STM32L152CBUxA"],"fields":[{"key":"Configured device name","value":"STM32L152CBxxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152CBxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152CBTxA, STM32L152CBUxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152CBxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152CBxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152CBxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152CBxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152CBxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152cbxxa"},{"id":"st-cmsis-stm32l152cc","name":"STM32L152CC","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152CCTx","STM32L152CCUx"],"fields":[{"key":"Configured device name","value":"STM32L152CC","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152CC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152CCTx, STM32L152CCUx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152CC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152CC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152CC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152CC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152CC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152cc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152cc"},{"id":"st-cmsis-stm32l152qc","name":"STM32L152QC","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152QCHx"],"fields":[{"key":"Configured device name","value":"STM32L152QC","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152QC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152QCHx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152QC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152QC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152QC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152QC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152QC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152qc"},{"id":"st-cmsis-stm32l152qd","name":"STM32L152QD","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152QDHx"],"fields":[{"key":"Configured device name","value":"STM32L152QD","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152QD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152QDHx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152QD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152QD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152QD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152QD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152QD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152qd"},{"id":"st-cmsis-stm32l152qe","name":"STM32L152QE","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152QEHx"],"fields":[{"key":"Configured device name","value":"STM32L152QE","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152QE","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qe","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152QEHx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152QE","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qe","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qe","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qe","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qe","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qe","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qe","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152QE / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qe","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152QE / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qe","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152QE / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qe","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152QE / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152qe","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152qe"},{"id":"st-cmsis-stm32l152r6","name":"STM32L152R6","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152R6Hx","STM32L152R6Tx"],"fields":[{"key":"Configured device name","value":"STM32L152R6","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R6","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152R6Hx, STM32L152R6Tx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R6","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R6 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R6 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":10240,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R6 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R6 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r6","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152r6"},{"id":"st-cmsis-stm32l152r6xxa","name":"STM32L152R6xxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152R6HxA","STM32L152R6TxA"],"fields":[{"key":"Configured device name","value":"STM32L152R6xxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R6xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152R6HxA, STM32L152R6TxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R6xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R6xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R6xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R6xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R6xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r6xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152r6xxa"},{"id":"st-cmsis-stm32l152r8","name":"STM32L152R8","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152R8Hx","STM32L152R8Tx"],"fields":[{"key":"Configured device name","value":"STM32L152R8","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R8","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152R8Hx, STM32L152R8Tx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R8","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R8 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R8 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":10240,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R8 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R8 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152r8"},{"id":"st-cmsis-stm32l152r8xxa","name":"STM32L152R8xxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152R8HxA","STM32L152R8TxA"],"fields":[{"key":"Configured device name","value":"STM32L152R8xxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R8xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152R8HxA, STM32L152R8TxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R8xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R8xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R8xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R8xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152R8xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152r8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152r8xxa"},{"id":"st-cmsis-stm32l152rb","name":"STM32L152RB","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152RBHx","STM32L152RBTx"],"fields":[{"key":"Configured device name","value":"STM32L152RB","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RB","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152RBHx, STM32L152RBTx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RB","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RB / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RB / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RB / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RB / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152rb"},{"id":"st-cmsis-stm32l152rbxxa","name":"STM32L152RBxxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152RBHxA","STM32L152RBTxA"],"fields":[{"key":"Configured device name","value":"STM32L152RBxxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RBxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152RBHxA, STM32L152RBTxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RBxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RBxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RBxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RBxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RBxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152rbxxa"},{"id":"st-cmsis-stm32l152rc","name":"STM32L152RC","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152RCTx"],"fields":[{"key":"Configured device name","value":"STM32L152RC","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152RCTx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152rc"},{"id":"st-cmsis-stm32l152rcxxa","name":"STM32L152RCxxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152RCTxA"],"fields":[{"key":"Configured device name","value":"STM32L152RCxxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RCxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152RCTxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RCxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RCxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RCxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RCxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RCxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152rcxxa"},{"id":"st-cmsis-stm32l152rd","name":"STM32L152RD","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152RDTx","STM32L152RDYx"],"fields":[{"key":"Configured device name","value":"STM32L152RD","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152RDTx, STM32L152RDYx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152rd"},{"id":"st-cmsis-stm32l152re","name":"STM32L152RE","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152RETx"],"fields":[{"key":"Configured device name","value":"STM32L152RE","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RE","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152RETx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RE","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RE / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RE / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RE / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152RE / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152re"},{"id":"st-cmsis-stm32l152uc","name":"STM32L152UC","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152UCYx"],"fields":[{"key":"Configured device name","value":"STM32L152UC","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152UC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152uc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152UCYx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152UC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152uc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152uc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152uc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152uc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152uc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152uc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152UC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152uc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152UC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152uc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152UC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152uc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152UC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152uc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152uc"},{"id":"st-cmsis-stm32l152v8","name":"STM32L152V8","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152V8Hx","STM32L152V8Tx"],"fields":[{"key":"Configured device name","value":"STM32L152V8","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152V8","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152v8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152V8Hx, STM32L152V8Tx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152V8","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152v8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152v8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152v8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152v8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152v8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152v8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152V8 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152v8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152V8 / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152v8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":10240,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152V8 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152v8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152V8 / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152v8","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152v8"},{"id":"st-cmsis-stm32l152v8xxa","name":"STM32L152V8xxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152V8HxA","STM32L152V8TxA"],"fields":[{"key":"Configured device name","value":"STM32L152V8xxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152V8xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152v8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152V8HxA, STM32L152V8TxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152V8xxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152v8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152v8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152v8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152v8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152v8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152v8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152V8xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152v8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152V8xxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152v8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152V8xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152v8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152V8xxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152v8xxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152v8xxa"},{"id":"st-cmsis-stm32l152vb","name":"STM32L152VB","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152VBHx","STM32L152VBTx"],"fields":[{"key":"Configured device name","value":"STM32L152VB","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VB","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152VBHx, STM32L152VBTx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VB","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VB / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VB / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VB / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VB / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vb","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152vb"},{"id":"st-cmsis-stm32l152vbxxa","name":"STM32L152VBxxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152VBHxA","STM32L152VBTxA"],"fields":[{"key":"Configured device name","value":"STM32L152VBxxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VBxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152VBHxA, STM32L152VBTxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VBxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VBxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VBxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VBxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VBxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vbxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152vbxxa"},{"id":"st-cmsis-stm32l152vc","name":"STM32L152VC","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152VCHx","STM32L152VCTx"],"fields":[{"key":"Configured device name","value":"STM32L152VC","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152VCHx, STM32L152VCTx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152vc"},{"id":"st-cmsis-stm32l152vcxxa","name":"STM32L152VCxxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152VCTxA"],"fields":[{"key":"Configured device name","value":"STM32L152VCxxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VCxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152VCTxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VCxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VCxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VCxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VCxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VCxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152vcxxa"},{"id":"st-cmsis-stm32l152vd","name":"STM32L152VD","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152VDTx"],"fields":[{"key":"Configured device name","value":"STM32L152VD","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152VDTx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152vd"},{"id":"st-cmsis-stm32l152vdxxx","name":"STM32L152VDxxX","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152VDTxX"],"fields":[{"key":"Configured device name","value":"STM32L152VDxxX","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VDxxX","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152VDTxX","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VDxxX","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VDxxX / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VDxxX / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VDxxX / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VDxxX / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152vdxxx"},{"id":"st-cmsis-stm32l152ve","name":"STM32L152VE","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152VETx","STM32L152VEYx"],"fields":[{"key":"Configured device name","value":"STM32L152VE","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VE","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152VETx, STM32L152VEYx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VE","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VE / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VE / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VE / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152VE / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152ve"},{"id":"st-cmsis-stm32l152zc","name":"STM32L152ZC","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152ZCTx"],"fields":[{"key":"Configured device name","value":"STM32L152ZC","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152ZC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152ZCTx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152ZC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152ZC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152ZC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152ZC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152ZC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152zc"},{"id":"st-cmsis-stm32l152zd","name":"STM32L152ZD","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152ZDTx"],"fields":[{"key":"Configured device name","value":"STM32L152ZD","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152ZD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152ZDTx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152ZD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152ZD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152ZD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152ZD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152ZD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152zd"},{"id":"st-cmsis-stm32l152ze","name":"STM32L152ZE","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L152ZETx"],"fields":[{"key":"Configured device name","value":"STM32L152ZE","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152ZE","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L152ZETx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152ZE","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152ZE / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152ZE / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152ZE / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L152 / STM32L152ZE / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l152ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l152ze"},{"id":"st-cmsis-stm32l162qc","name":"STM32L162QC","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L162QCHx"],"fields":[{"key":"Configured device name","value":"STM32L162QC","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162QC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L162QCHx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162QC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162QC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162QC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162QC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162QC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162qc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l162qc"},{"id":"st-cmsis-stm32l162qd","name":"STM32L162QD","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L162QDHx"],"fields":[{"key":"Configured device name","value":"STM32L162QD","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162QD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L162QDHx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162QD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162QD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162QD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162QD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162QD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162qd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l162qd"},{"id":"st-cmsis-stm32l162rc","name":"STM32L162RC","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L162RCTx"],"fields":[{"key":"Configured device name","value":"STM32L162RC","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L162RCTx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l162rc"},{"id":"st-cmsis-stm32l162rcxxa","name":"STM32L162RCxxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L162RCTxA"],"fields":[{"key":"Configured device name","value":"STM32L162RCxxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RCxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L162RCTxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RCxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RCxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RCxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RCxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RCxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l162rcxxa"},{"id":"st-cmsis-stm32l162rd","name":"STM32L162RD","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L162RDTx","STM32L162RDYx"],"fields":[{"key":"Configured device name","value":"STM32L162RD","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L162RDTx, STM32L162RDYx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162rd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l162rd"},{"id":"st-cmsis-stm32l162re","name":"STM32L162RE","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L162RETx"],"fields":[{"key":"Configured device name","value":"STM32L162RE","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RE","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L162RETx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RE","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RE / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RE / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RE / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162RE / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162re","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l162re"},{"id":"st-cmsis-stm32l162vc","name":"STM32L162VC","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L162VCHx","STM32L162VCTx"],"fields":[{"key":"Configured device name","value":"STM32L162VC","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L162VCHx, STM32L162VCTx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l162vc"},{"id":"st-cmsis-stm32l162vcxxa","name":"STM32L162VCxxA","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L162VCTxA"],"fields":[{"key":"Configured device name","value":"STM32L162VCxxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VCxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L162VCTxA","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VCxxA","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VCxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VCxxA / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VCxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VCxxA / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vcxxa","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l162vcxxa"},{"id":"st-cmsis-stm32l162vd","name":"STM32L162VD","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L162VDTx"],"fields":[{"key":"Configured device name","value":"STM32L162VD","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L162VDTx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l162vd"},{"id":"st-cmsis-stm32l162vdxxx","name":"STM32L162VDxxX","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L162VDYxX"],"fields":[{"key":"Configured device name","value":"STM32L162VDxxX","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VDxxX","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L162VDYxX","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VDxxX","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VDxxX / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VDxxX / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VDxxX / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VDxxX / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162vdxxx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l162vdxxx"},{"id":"st-cmsis-stm32l162ve","name":"STM32L162VE","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L162VETx","STM32L162VEYx"],"fields":[{"key":"Configured device name","value":"STM32L162VE","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VE","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L162VETx, STM32L162VEYx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VE","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VE / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VE / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VE / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162VE / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162ve","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l162ve"},{"id":"st-cmsis-stm32l162zc","name":"STM32L162ZC","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L162ZCTx"],"fields":[{"key":"Configured device name","value":"STM32L162ZC","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162ZC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L162ZCTx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162ZC","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162ZC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162ZC / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162ZC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162ZC / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162zc","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l162zc"},{"id":"st-cmsis-stm32l162zd","name":"STM32L162ZD","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L162ZDTx"],"fields":[{"key":"Configured device name","value":"STM32L162ZD","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162ZD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L162ZDTx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162ZD","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162ZD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162ZD / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162ZD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162ZD / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162zd","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l162zd"},{"id":"st-cmsis-stm32l162ze","name":"STM32L162ZE","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L1 Series","year":null,"architecture":"Cortex-M3","aliases":["STM32L162ZETx"],"fields":[{"key":"Configured device name","value":"STM32L162ZE","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162ZE","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Package-qualified variant patterns","value":"STM32L162ZETx","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162ZE","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M3","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"0","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"1","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":32000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162ZE / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162ZE / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM","value":81920,"unit":"bytes","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162ZE / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l1xx","location":"Keil.STM32L1xx_DFP.pdsc / STM32L1 Series / STM32L162 / STM32L162ZE / memory[name or id=SRAM]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l162ze","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l1xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l162ze"},{"id":"st-cmsis-stm32l412c8tx","name":"STM32L412C8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L412C8Tx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412C8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412C8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412C8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l412c8tx"},{"id":"st-cmsis-stm32l412c8ux","name":"STM32L412C8Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L412C8Ux","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412C8Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412C8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412C8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l412c8ux"},{"id":"st-cmsis-stm32l412cbtx","name":"STM32L412CBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L412CBTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412CBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412CBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412CBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l412cbtx"},{"id":"st-cmsis-stm32l412cbtxp","name":"STM32L412CBTxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L412CBTxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412CBTxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412CBTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412CBTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l412cbtxp"},{"id":"st-cmsis-stm32l412cbux","name":"STM32L412CBUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L412CBUx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412CBUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412CBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412CBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l412cbux"},{"id":"st-cmsis-stm32l412cbuxp","name":"STM32L412CBUxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L412CBUxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412CBUxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412CBUxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412CBUxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412cbuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l412cbuxp"},{"id":"st-cmsis-stm32l412k8tx","name":"STM32L412K8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L412K8Tx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412K8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412K8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412K8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l412k8tx"},{"id":"st-cmsis-stm32l412k8ux","name":"STM32L412K8Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L412K8Ux","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412K8Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412K8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412K8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l412k8ux"},{"id":"st-cmsis-stm32l412kbtx","name":"STM32L412KBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L412KBTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412KBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412KBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412KBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l412kbtx"},{"id":"st-cmsis-stm32l412kbux","name":"STM32L412KBUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L412KBUx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412KBUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412KBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412KBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l412kbux"},{"id":"st-cmsis-stm32l412r8ix","name":"STM32L412R8Ix","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L412R8Ix","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412R8Ix","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412R8Ix / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412R8Ix / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l412r8ix"},{"id":"st-cmsis-stm32l412r8tx","name":"STM32L412R8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L412R8Tx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412R8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412R8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412R8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l412r8tx"},{"id":"st-cmsis-stm32l412rbix","name":"STM32L412RBIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L412RBIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412RBIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412RBIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412RBIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l412rbix"},{"id":"st-cmsis-stm32l412rbixp","name":"STM32L412RBIxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L412RBIxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412RBIxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412RBIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412RBIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l412rbixp"},{"id":"st-cmsis-stm32l412rbtx","name":"STM32L412RBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L412RBTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412RBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412RBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412RBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l412rbtx"},{"id":"st-cmsis-stm32l412rbtxp","name":"STM32L412RBTxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L412RBTxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412RBTxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412RBTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412RBTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412rbtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l412rbtxp"},{"id":"st-cmsis-stm32l412t8yx","name":"STM32L412T8Yx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L412T8Yx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412T8Yx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412T8Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412T8Yx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412t8yx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l412t8yx"},{"id":"st-cmsis-stm32l412tbyx","name":"STM32L412TBYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L412TBYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412TBYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412TBYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412TBYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l412tbyx"},{"id":"st-cmsis-stm32l412tbyxp","name":"STM32L412TBYxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L412TBYxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412TBYxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412TBYxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / STM32L412TBYxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L412 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l412tbyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l412tbyxp"},{"id":"st-cmsis-stm32l422cbtx","name":"STM32L422CBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L422CBTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / STM32L422CBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / STM32L422CBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / STM32L422CBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l422cbtx"},{"id":"st-cmsis-stm32l422cbux","name":"STM32L422CBUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L422CBUx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / STM32L422CBUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / STM32L422CBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / STM32L422CBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l422cbux"},{"id":"st-cmsis-stm32l422kbtx","name":"STM32L422KBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L422KBTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / STM32L422KBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / STM32L422KBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / STM32L422KBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l422kbtx"},{"id":"st-cmsis-stm32l422kbux","name":"STM32L422KBUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L422KBUx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / STM32L422KBUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / STM32L422KBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / STM32L422KBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l422kbux"},{"id":"st-cmsis-stm32l422rbix","name":"STM32L422RBIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L422RBIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / STM32L422RBIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / STM32L422RBIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / STM32L422RBIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l422rbix"},{"id":"st-cmsis-stm32l422rbtx","name":"STM32L422RBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L422RBTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / STM32L422RBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / STM32L422RBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / STM32L422RBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l422rbtx"},{"id":"st-cmsis-stm32l422tbyx","name":"STM32L422TBYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L422TBYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / STM32L422TBYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / STM32L422TBYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / STM32L422TBYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L422 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l422tbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l422tbyx"},{"id":"st-cmsis-stm32l431cbtx","name":"STM32L431CBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L431CBTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431CBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431CBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431CBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l431cbtx"},{"id":"st-cmsis-stm32l431cbux","name":"STM32L431CBUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L431CBUx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431CBUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431CBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431CBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l431cbux"},{"id":"st-cmsis-stm32l431cbyx","name":"STM32L431CBYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L431CBYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431CBYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431CBYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431CBYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l431cbyx"},{"id":"st-cmsis-stm32l431cctx","name":"STM32L431CCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L431CCTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431CCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431CCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431CCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l431cctx"},{"id":"st-cmsis-stm32l431ccux","name":"STM32L431CCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L431CCUx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431CCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431CCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431CCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l431ccux"},{"id":"st-cmsis-stm32l431ccyx","name":"STM32L431CCYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L431CCYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431CCYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431CCYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431CCYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l431ccyx"},{"id":"st-cmsis-stm32l431kbux","name":"STM32L431KBUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L431KBUx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431KBUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431KBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431KBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l431kbux"},{"id":"st-cmsis-stm32l431kcux","name":"STM32L431KCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L431KCUx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431KCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431KCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431KCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l431kcux"},{"id":"st-cmsis-stm32l431rbix","name":"STM32L431RBIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L431RBIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431RBIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431RBIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431RBIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l431rbix"},{"id":"st-cmsis-stm32l431rbtx","name":"STM32L431RBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L431RBTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431RBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431RBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431RBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l431rbtx"},{"id":"st-cmsis-stm32l431rbyx","name":"STM32L431RBYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L431RBYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431RBYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431RBYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431RBYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l431rbyx"},{"id":"st-cmsis-stm32l431rcix","name":"STM32L431RCIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L431RCIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431RCIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431RCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431RCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l431rcix"},{"id":"st-cmsis-stm32l431rctx","name":"STM32L431RCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L431RCTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431RCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431RCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431RCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l431rctx"},{"id":"st-cmsis-stm32l431rcyx","name":"STM32L431RCYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L431RCYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431RCYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431RCYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431RCYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l431rcyx"},{"id":"st-cmsis-stm32l431vcix","name":"STM32L431VCIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L431VCIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431VCIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431VCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431VCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l431vcix"},{"id":"st-cmsis-stm32l431vctx","name":"STM32L431VCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L431VCTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431VCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431VCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / STM32L431VCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L431 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l431vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l431vctx"},{"id":"st-cmsis-stm32l432kbux","name":"STM32L432KBUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L432KBUx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L432 / STM32L432KBUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L432 / STM32L432KBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L432 / STM32L432KBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L432 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L432 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L432 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L432 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l432kbux"},{"id":"st-cmsis-stm32l432kcux","name":"STM32L432KCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L432KCUx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L432 / STM32L432KCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L432 / STM32L432KCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L432 / STM32L432KCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L432 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L432 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L432 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L432 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l432kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l432kcux"},{"id":"st-cmsis-stm32l433cbtx","name":"STM32L433CBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L433CBTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433CBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433CBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433CBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l433cbtx"},{"id":"st-cmsis-stm32l433cbux","name":"STM32L433CBUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L433CBUx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433CBUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433CBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433CBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l433cbux"},{"id":"st-cmsis-stm32l433cbyx","name":"STM32L433CBYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L433CBYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433CBYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433CBYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433CBYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l433cbyx"},{"id":"st-cmsis-stm32l433cctx","name":"STM32L433CCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L433CCTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433CCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433CCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433CCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l433cctx"},{"id":"st-cmsis-stm32l433ccux","name":"STM32L433CCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L433CCUx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433CCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433CCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433CCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l433ccux"},{"id":"st-cmsis-stm32l433ccyx","name":"STM32L433CCYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L433CCYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433CCYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433CCYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433CCYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l433ccyx"},{"id":"st-cmsis-stm32l433rbix","name":"STM32L433RBIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L433RBIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433RBIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433RBIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433RBIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l433rbix"},{"id":"st-cmsis-stm32l433rbtx","name":"STM32L433RBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L433RBTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433RBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433RBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433RBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l433rbtx"},{"id":"st-cmsis-stm32l433rbyx","name":"STM32L433RBYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L433RBYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433RBYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433RBYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433RBYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rbyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l433rbyx"},{"id":"st-cmsis-stm32l433rcix","name":"STM32L433RCIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L433RCIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433RCIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433RCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433RCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l433rcix"},{"id":"st-cmsis-stm32l433rctx","name":"STM32L433RCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L433RCTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433RCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433RCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433RCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l433rctx"},{"id":"st-cmsis-stm32l433rctxp","name":"STM32L433RCTxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L433RCTxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433RCTxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433RCTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433RCTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rctxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l433rctxp"},{"id":"st-cmsis-stm32l433rcyx","name":"STM32L433RCYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L433RCYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433RCYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433RCYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433RCYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l433rcyx"},{"id":"st-cmsis-stm32l433vcix","name":"STM32L433VCIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L433VCIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433VCIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433VCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433VCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l433vcix"},{"id":"st-cmsis-stm32l433vctx","name":"STM32L433VCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L433VCTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433VCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433VCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / STM32L433VCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L433 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l433vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l433vctx"},{"id":"st-cmsis-stm32l442kcux","name":"STM32L442KCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L442KCUx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L442 / STM32L442KCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l442kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l442kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l442kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l442kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l442kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l442kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L442 / STM32L442KCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l442kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L442 / STM32L442KCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l442kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L442 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l442kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L442 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l442kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L442 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l442kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L442 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l442kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l442kcux"},{"id":"st-cmsis-stm32l443ccfx","name":"STM32L443CCFx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L443CCFx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443CCFx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccfx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccfx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccfx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccfx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccfx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccfx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443CCFx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccfx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443CCFx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccfx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccfx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccfx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccfx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccfx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l443ccfx"},{"id":"st-cmsis-stm32l443cctx","name":"STM32L443CCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L443CCTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443CCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443CCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443CCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l443cctx"},{"id":"st-cmsis-stm32l443ccux","name":"STM32L443CCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L443CCUx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443CCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443CCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443CCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l443ccux"},{"id":"st-cmsis-stm32l443ccyx","name":"STM32L443CCYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L443CCYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443CCYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443CCYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443CCYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443ccyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l443ccyx"},{"id":"st-cmsis-stm32l443rcix","name":"STM32L443RCIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L443RCIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443RCIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443RCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443RCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l443rcix"},{"id":"st-cmsis-stm32l443rctx","name":"STM32L443RCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L443RCTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443RCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443RCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443RCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l443rctx"},{"id":"st-cmsis-stm32l443rcyx","name":"STM32L443RCYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L443RCYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443RCYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443RCYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443RCYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443rcyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l443rcyx"},{"id":"st-cmsis-stm32l443vcix","name":"STM32L443VCIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L443VCIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443VCIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443VCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443VCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l443vcix"},{"id":"st-cmsis-stm32l443vctx","name":"STM32L443VCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L443VCTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443VCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443VCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / STM32L443VCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":49152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L443 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l443vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l443vctx"},{"id":"st-cmsis-stm32l451ccux","name":"STM32L451CCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L451CCUx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451CCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451CCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451CCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l451ccux"},{"id":"st-cmsis-stm32l451cetx","name":"STM32L451CETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L451CETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451CETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451CETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451CETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l451cetx"},{"id":"st-cmsis-stm32l451ceux","name":"STM32L451CEUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L451CEUx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451CEUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451CEUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451CEUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l451ceux"},{"id":"st-cmsis-stm32l451rcix","name":"STM32L451RCIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L451RCIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451RCIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451RCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451RCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l451rcix"},{"id":"st-cmsis-stm32l451rctx","name":"STM32L451RCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L451RCTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451RCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451RCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451RCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l451rctx"},{"id":"st-cmsis-stm32l451reix","name":"STM32L451REIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L451REIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451REIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451REIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451REIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l451reix"},{"id":"st-cmsis-stm32l451retx","name":"STM32L451RETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L451RETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451RETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451RETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451RETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l451retx"},{"id":"st-cmsis-stm32l451reyx","name":"STM32L451REYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L451REYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451REYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451REYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451REYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l451reyx"},{"id":"st-cmsis-stm32l451vcix","name":"STM32L451VCIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L451VCIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451VCIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451VCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451VCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l451vcix"},{"id":"st-cmsis-stm32l451vctx","name":"STM32L451VCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L451VCTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451VCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451VCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451VCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l451vctx"},{"id":"st-cmsis-stm32l451veix","name":"STM32L451VEIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L451VEIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451VEIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451VEIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451VEIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l451veix"},{"id":"st-cmsis-stm32l451vetx","name":"STM32L451VETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L451VETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451VETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451VETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / STM32L451VETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L451 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l451vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l451vetx"},{"id":"st-cmsis-stm32l452ccux","name":"STM32L452CCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L452CCUx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452CCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452CCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452CCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l452ccux"},{"id":"st-cmsis-stm32l452cetx","name":"STM32L452CETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L452CETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452CETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452CETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452CETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l452cetx"},{"id":"st-cmsis-stm32l452cetxp","name":"STM32L452CETxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L452CETxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452CETxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452CETxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452CETxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l452cetxp"},{"id":"st-cmsis-stm32l452ceux","name":"STM32L452CEUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L452CEUx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452CEUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452CEUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452CEUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l452ceux"},{"id":"st-cmsis-stm32l452rcix","name":"STM32L452RCIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L452RCIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452RCIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452RCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452RCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l452rcix"},{"id":"st-cmsis-stm32l452rctx","name":"STM32L452RCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L452RCTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452RCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452RCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452RCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l452rctx"},{"id":"st-cmsis-stm32l452reix","name":"STM32L452REIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L452REIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452REIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452REIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452REIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l452reix"},{"id":"st-cmsis-stm32l452retx","name":"STM32L452RETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L452RETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452RETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452RETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452RETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l452retx"},{"id":"st-cmsis-stm32l452retxp","name":"STM32L452RETxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L452RETxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452RETxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452RETxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452RETxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l452retxp"},{"id":"st-cmsis-stm32l452reyx","name":"STM32L452REYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L452REYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452REYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452REYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452REYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l452reyx"},{"id":"st-cmsis-stm32l452reyxp","name":"STM32L452REYxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L452REYxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452REYxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452REYxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452REYxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452reyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l452reyxp"},{"id":"st-cmsis-stm32l452vcix","name":"STM32L452VCIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L452VCIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452VCIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452VCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452VCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l452vcix"},{"id":"st-cmsis-stm32l452vctx","name":"STM32L452VCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L452VCTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452VCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452VCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452VCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l452vctx"},{"id":"st-cmsis-stm32l452veix","name":"STM32L452VEIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L452VEIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452VEIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452VEIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452VEIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l452veix"},{"id":"st-cmsis-stm32l452vetx","name":"STM32L452VETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L452VETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452VETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452VETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / STM32L452VETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L452 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l452vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l452vetx"},{"id":"st-cmsis-stm32l462cetx","name":"STM32L462CETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L462CETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / STM32L462CETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / STM32L462CETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / STM32L462CETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l462cetx"},{"id":"st-cmsis-stm32l462ceux","name":"STM32L462CEUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L462CEUx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / STM32L462CEUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / STM32L462CEUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / STM32L462CEUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l462ceux"},{"id":"st-cmsis-stm32l462reix","name":"STM32L462REIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L462REIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / STM32L462REIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / STM32L462REIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / STM32L462REIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l462reix"},{"id":"st-cmsis-stm32l462retx","name":"STM32L462RETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L462RETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / STM32L462RETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / STM32L462RETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / STM32L462RETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l462retx"},{"id":"st-cmsis-stm32l462reyx","name":"STM32L462REYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L462REYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / STM32L462REYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / STM32L462REYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / STM32L462REYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462reyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l462reyx"},{"id":"st-cmsis-stm32l462veix","name":"STM32L462VEIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L462VEIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / STM32L462VEIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / STM32L462VEIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / STM32L462VEIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l462veix"},{"id":"st-cmsis-stm32l462vetx","name":"STM32L462VETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L462VETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / STM32L462VETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / STM32L462VETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / STM32L462VETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L462 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l462vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l462vetx"},{"id":"st-cmsis-stm32l471qeix","name":"STM32L471QEIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L471QEIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471QEIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471QEIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471QEIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l471qeix"},{"id":"st-cmsis-stm32l471qgix","name":"STM32L471QGIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L471QGIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471QGIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471QGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471QGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l471qgix"},{"id":"st-cmsis-stm32l471retx","name":"STM32L471RETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L471RETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471RETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471RETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471RETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l471retx"},{"id":"st-cmsis-stm32l471rgtx","name":"STM32L471RGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L471RGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471RGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471RGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471RGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l471rgtx"},{"id":"st-cmsis-stm32l471vetx","name":"STM32L471VETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L471VETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471VETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471VETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471VETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l471vetx"},{"id":"st-cmsis-stm32l471vgtx","name":"STM32L471VGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L471VGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471VGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l471vgtx"},{"id":"st-cmsis-stm32l471zejx","name":"STM32L471ZEJx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L471ZEJx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471ZEJx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471ZEJx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471ZEJx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zejx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l471zejx"},{"id":"st-cmsis-stm32l471zetx","name":"STM32L471ZETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L471ZETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471ZETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471ZETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471ZETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l471zetx"},{"id":"st-cmsis-stm32l471zgjx","name":"STM32L471ZGJx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L471ZGJx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471ZGJx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471ZGJx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471ZGJx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l471zgjx"},{"id":"st-cmsis-stm32l471zgtx","name":"STM32L471ZGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L471ZGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471ZGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471ZGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / STM32L471ZGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L471 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l471zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l471zgtx"},{"id":"st-cmsis-stm32l475rctx","name":"STM32L475RCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L475RCTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / STM32L475RCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / STM32L475RCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / STM32L475RCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l475rctx"},{"id":"st-cmsis-stm32l475retx","name":"STM32L475RETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L475RETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / STM32L475RETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / STM32L475RETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / STM32L475RETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l475retx"},{"id":"st-cmsis-stm32l475rgtx","name":"STM32L475RGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L475RGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / STM32L475RGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / STM32L475RGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / STM32L475RGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l475rgtx"},{"id":"st-cmsis-stm32l475vctx","name":"STM32L475VCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L475VCTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / STM32L475VCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / STM32L475VCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / STM32L475VCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l475vctx"},{"id":"st-cmsis-stm32l475vetx","name":"STM32L475VETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L475VETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / STM32L475VETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / STM32L475VETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / STM32L475VETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l475vetx"},{"id":"st-cmsis-stm32l475vgtx","name":"STM32L475VGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L475VGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / STM32L475VGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / STM32L475VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / STM32L475VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L475 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l475vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l475vgtx"},{"id":"st-cmsis-stm32l476jeyx","name":"STM32L476JEYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L476JEYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476JEYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jeyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jeyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jeyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jeyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jeyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jeyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476JEYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jeyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476JEYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jeyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jeyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jeyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jeyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jeyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l476jeyx"},{"id":"st-cmsis-stm32l476jgyx","name":"STM32L476JGYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L476JGYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476JGYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476JGYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476JGYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l476jgyx"},{"id":"st-cmsis-stm32l476jgyxp","name":"STM32L476JGYxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L476JGYxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476JGYxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476JGYxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476JGYxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476jgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l476jgyxp"},{"id":"st-cmsis-stm32l476meyx","name":"STM32L476MEYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L476MEYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476MEYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476MEYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476MEYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476meyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l476meyx"},{"id":"st-cmsis-stm32l476mgyx","name":"STM32L476MGYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L476MGYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476MGYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476mgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476mgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476mgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476mgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476mgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476mgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476MGYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476mgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476MGYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476mgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476mgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476mgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476mgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476mgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l476mgyx"},{"id":"st-cmsis-stm32l476qeix","name":"STM32L476QEIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L476QEIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476QEIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476QEIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476QEIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l476qeix"},{"id":"st-cmsis-stm32l476qgix","name":"STM32L476QGIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L476QGIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476QGIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476QGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476QGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l476qgix"},{"id":"st-cmsis-stm32l476qgixp","name":"STM32L476QGIxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L476QGIxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476QGIxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476QGIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476QGIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l476qgixp"},{"id":"st-cmsis-stm32l476rctx","name":"STM32L476RCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L476RCTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476RCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476RCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476RCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l476rctx"},{"id":"st-cmsis-stm32l476retx","name":"STM32L476RETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L476RETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476RETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476RETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476RETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l476retx"},{"id":"st-cmsis-stm32l476rgtx","name":"STM32L476RGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L476RGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476RGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476RGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476RGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l476rgtx"},{"id":"st-cmsis-stm32l476vctx","name":"STM32L476VCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L476VCTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476VCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476VCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476VCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l476vctx"},{"id":"st-cmsis-stm32l476vetx","name":"STM32L476VETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L476VETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476VETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476VETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476VETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l476vetx"},{"id":"st-cmsis-stm32l476vgtx","name":"STM32L476VGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L476VGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476VGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l476vgtx"},{"id":"st-cmsis-stm32l476zetx","name":"STM32L476ZETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L476ZETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476ZETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476ZETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476ZETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l476zetx"},{"id":"st-cmsis-stm32l476zgjx","name":"STM32L476ZGJx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L476ZGJx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476ZGJx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476ZGJx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476ZGJx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l476zgjx"},{"id":"st-cmsis-stm32l476zgtx","name":"STM32L476ZGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L476ZGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476ZGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476ZGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476ZGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l476zgtx"},{"id":"st-cmsis-stm32l476zgtxp","name":"STM32L476ZGTxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L476ZGTxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476ZGTxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476ZGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / STM32L476ZGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L476 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l476zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l476zgtxp"},{"id":"st-cmsis-stm32l486jgyx","name":"STM32L486JGYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L486JGYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / STM32L486JGYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / STM32L486JGYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / STM32L486JGYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486jgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l486jgyx"},{"id":"st-cmsis-stm32l486qgix","name":"STM32L486QGIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L486QGIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / STM32L486QGIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / STM32L486QGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / STM32L486QGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l486qgix"},{"id":"st-cmsis-stm32l486rgtx","name":"STM32L486RGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L486RGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / STM32L486RGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / STM32L486RGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / STM32L486RGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l486rgtx"},{"id":"st-cmsis-stm32l486vgtx","name":"STM32L486VGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L486VGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / STM32L486VGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / STM32L486VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / STM32L486VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l486vgtx"},{"id":"st-cmsis-stm32l486zgtx","name":"STM32L486ZGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L486ZGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / STM32L486ZGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / STM32L486ZGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / STM32L486ZGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":98304,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L486 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l486zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l486zgtx"},{"id":"st-cmsis-stm32l496aeix","name":"STM32L496AEIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L496AEIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496AEIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496AEIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496AEIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l496aeix"},{"id":"st-cmsis-stm32l496agix","name":"STM32L496AGIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L496AGIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496AGIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496AGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496AGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l496agix"},{"id":"st-cmsis-stm32l496agixp","name":"STM32L496AGIxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L496AGIxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496AGIxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496AGIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496AGIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l496agixp"},{"id":"st-cmsis-stm32l496qeix","name":"STM32L496QEIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L496QEIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496QEIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496QEIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496QEIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l496qeix"},{"id":"st-cmsis-stm32l496qgix","name":"STM32L496QGIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L496QGIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496QGIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496QGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496QGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l496qgix"},{"id":"st-cmsis-stm32l496qgixp","name":"STM32L496QGIxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L496QGIxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496QGIxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496QGIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496QGIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l496qgixp"},{"id":"st-cmsis-stm32l496qgixs","name":"STM32L496QGIxS","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L496QGIxS","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496QGIxS","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496QGIxS / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496QGIxS / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l496qgixs"},{"id":"st-cmsis-stm32l496retx","name":"STM32L496RETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L496RETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496RETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496RETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496RETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l496retx"},{"id":"st-cmsis-stm32l496rgtx","name":"STM32L496RGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L496RGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496RGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496RGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496RGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l496rgtx"},{"id":"st-cmsis-stm32l496rgtxp","name":"STM32L496RGTxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L496RGTxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496RGTxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496RGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496RGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l496rgtxp"},{"id":"st-cmsis-stm32l496vetx","name":"STM32L496VETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L496VETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496VETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496VETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496VETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l496vetx"},{"id":"st-cmsis-stm32l496vgtx","name":"STM32L496VGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L496VGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496VGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l496vgtx"},{"id":"st-cmsis-stm32l496vgtxp","name":"STM32L496VGTxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L496VGTxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496VGTxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496VGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496VGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l496vgtxp"},{"id":"st-cmsis-stm32l496vgyx","name":"STM32L496VGYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L496VGYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496VGYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496VGYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496VGYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l496vgyx"},{"id":"st-cmsis-stm32l496vgyxp","name":"STM32L496VGYxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L496VGYxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496VGYxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496VGYxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496VGYxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l496vgyxp"},{"id":"st-cmsis-stm32l496wgyxp","name":"STM32L496WGYxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L496WGYxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496WGYxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496wgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496wgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496wgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496wgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496wgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496wgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496WGYxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496wgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496WGYxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496wgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496wgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496wgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496wgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496wgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l496wgyxp"},{"id":"st-cmsis-stm32l496zetx","name":"STM32L496ZETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L496ZETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496ZETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496ZETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496ZETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l496zetx"},{"id":"st-cmsis-stm32l496zgtx","name":"STM32L496ZGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L496ZGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496ZGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496ZGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496ZGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l496zgtx"},{"id":"st-cmsis-stm32l496zgtxp","name":"STM32L496ZGTxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L496ZGTxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496ZGTxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496ZGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / STM32L496ZGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L496 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l496zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l496zgtxp"},{"id":"st-cmsis-stm32l4a6agix","name":"STM32L4A6AGIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4A6AGIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6AGIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6AGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6AGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4a6agix"},{"id":"st-cmsis-stm32l4a6agixp","name":"STM32L4A6AGIxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4A6AGIxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6AGIxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6AGIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6AGIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4a6agixp"},{"id":"st-cmsis-stm32l4a6qgix","name":"STM32L4A6QGIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4A6QGIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6QGIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6QGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6QGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4a6qgix"},{"id":"st-cmsis-stm32l4a6qgixp","name":"STM32L4A6QGIxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4A6QGIxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6QGIxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6QGIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6QGIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4a6qgixp"},{"id":"st-cmsis-stm32l4a6rgtx","name":"STM32L4A6RGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4A6RGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6RGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6RGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6RGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4a6rgtx"},{"id":"st-cmsis-stm32l4a6rgtxp","name":"STM32L4A6RGTxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4A6RGTxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6RGTxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6RGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6RGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4a6rgtxp"},{"id":"st-cmsis-stm32l4a6vgtx","name":"STM32L4A6VGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4A6VGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6VGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4a6vgtx"},{"id":"st-cmsis-stm32l4a6vgtxp","name":"STM32L4A6VGTxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4A6VGTxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6VGTxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6VGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6VGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4a6vgtxp"},{"id":"st-cmsis-stm32l4a6vgyx","name":"STM32L4A6VGYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4A6VGYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6VGYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6VGYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6VGYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4a6vgyx"},{"id":"st-cmsis-stm32l4a6vgyxp","name":"STM32L4A6VGYxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4A6VGYxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6VGYxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6VGYxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6VGYxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4a6vgyxp"},{"id":"st-cmsis-stm32l4a6zgtx","name":"STM32L4A6ZGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4A6ZGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6ZGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6ZGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6ZGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4a6zgtx"},{"id":"st-cmsis-stm32l4a6zgtxp","name":"STM32L4A6ZGTxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4A6ZGTxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6ZGTxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6ZGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / STM32L4A6ZGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4A6 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4a6zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4a6zgtxp"},{"id":"st-cmsis-stm32l4p5aeix","name":"STM32L4P5AEIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5AEIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5AEIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5AEIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5AEIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5aeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5aeix"},{"id":"st-cmsis-stm32l4p5agix","name":"STM32L4P5AGIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5AGIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5AGIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5AGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5AGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5agix"},{"id":"st-cmsis-stm32l4p5agixp","name":"STM32L4P5AGIxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5AGIxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5AGIxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5AGIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5AGIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5agixp"},{"id":"st-cmsis-stm32l4p5cetx","name":"STM32L4P5CETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5CETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5CETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5CETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5CETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5cetx"},{"id":"st-cmsis-stm32l4p5ceux","name":"STM32L4P5CEUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5CEUx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5CEUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5CEUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5CEUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5ceux"},{"id":"st-cmsis-stm32l4p5cgtx","name":"STM32L4P5CGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5CGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5CGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5CGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5CGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5cgtx"},{"id":"st-cmsis-stm32l4p5cgtxp","name":"STM32L4P5CGTxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5CGTxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5CGTxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5CGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5CGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5cgtxp"},{"id":"st-cmsis-stm32l4p5cgux","name":"STM32L4P5CGUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5CGUx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5CGUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5CGUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5CGUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5cgux"},{"id":"st-cmsis-stm32l4p5cguxp","name":"STM32L4P5CGUxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5CGUxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5CGUxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5CGUxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5CGUxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5cguxp"},{"id":"st-cmsis-stm32l4p5qeix","name":"STM32L4P5QEIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5QEIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5QEIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5QEIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5QEIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5qeix"},{"id":"st-cmsis-stm32l4p5qgix","name":"STM32L4P5QGIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5QGIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5QGIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5QGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5QGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5qgix"},{"id":"st-cmsis-stm32l4p5qgixp","name":"STM32L4P5QGIxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5QGIxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5QGIxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5QGIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5QGIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5qgixp"},{"id":"st-cmsis-stm32l4p5qgixs","name":"STM32L4P5QGIxS","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5QGIxS","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5QGIxS","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5QGIxS / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5QGIxS / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5qgixs"},{"id":"st-cmsis-stm32l4p5retx","name":"STM32L4P5RETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5RETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5RETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5RETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5RETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5retx"},{"id":"st-cmsis-stm32l4p5rgtx","name":"STM32L4P5RGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5RGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5RGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5RGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5RGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5rgtx"},{"id":"st-cmsis-stm32l4p5rgtxp","name":"STM32L4P5RGTxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5RGTxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5RGTxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5RGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5RGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5rgtxp"},{"id":"st-cmsis-stm32l4p5vetx","name":"STM32L4P5VETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5VETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5VETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5VETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5VETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5vetx"},{"id":"st-cmsis-stm32l4p5veyx","name":"STM32L4P5VEYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5VEYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5VEYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5veyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5veyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5veyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5veyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5veyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5veyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5VEYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5veyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5VEYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5veyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5veyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5veyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5veyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5veyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5veyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5veyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5veyx"},{"id":"st-cmsis-stm32l4p5vgtx","name":"STM32L4P5VGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5VGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5VGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5vgtx"},{"id":"st-cmsis-stm32l4p5vgtxp","name":"STM32L4P5VGTxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5VGTxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5VGTxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5VGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5VGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5vgtxp"},{"id":"st-cmsis-stm32l4p5vgyx","name":"STM32L4P5VGYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5VGYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5VGYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5VGYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5VGYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5vgyx"},{"id":"st-cmsis-stm32l4p5vgyxp","name":"STM32L4P5VGYxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5VGYxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5VGYxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5VGYxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5VGYxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5vgyxp"},{"id":"st-cmsis-stm32l4p5zetx","name":"STM32L4P5ZETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5ZETx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5ZETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5ZETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5ZETx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5zetx"},{"id":"st-cmsis-stm32l4p5zgtx","name":"STM32L4P5ZGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5ZGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5ZGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5ZGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5ZGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5zgtx"},{"id":"st-cmsis-stm32l4p5zgtxp","name":"STM32L4P5ZGTxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4P5ZGTxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5ZGTxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5ZGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / STM32L4P5ZGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4P5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4p5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4p5zgtxp"},{"id":"st-cmsis-stm32l4q5agix","name":"STM32L4Q5AGIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4Q5AGIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5AGIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5AGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5AGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4q5agix"},{"id":"st-cmsis-stm32l4q5agixp","name":"STM32L4Q5AGIxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4Q5AGIxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5AGIxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5AGIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5AGIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5agixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4q5agixp"},{"id":"st-cmsis-stm32l4q5cgtx","name":"STM32L4Q5CGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4Q5CGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5CGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5CGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5CGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4q5cgtx"},{"id":"st-cmsis-stm32l4q5cgtxp","name":"STM32L4Q5CGTxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4Q5CGTxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5CGTxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5CGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5CGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4q5cgtxp"},{"id":"st-cmsis-stm32l4q5cgux","name":"STM32L4Q5CGUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4Q5CGUx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5CGUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5CGUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5CGUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cgux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4q5cgux"},{"id":"st-cmsis-stm32l4q5cguxp","name":"STM32L4Q5CGUxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4Q5CGUxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5CGUxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5CGUxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5CGUxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5cguxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4q5cguxp"},{"id":"st-cmsis-stm32l4q5qgix","name":"STM32L4Q5QGIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4Q5QGIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5QGIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5QGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5QGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4q5qgix"},{"id":"st-cmsis-stm32l4q5qgixp","name":"STM32L4Q5QGIxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4Q5QGIxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5QGIxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5QGIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5QGIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5qgixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4q5qgixp"},{"id":"st-cmsis-stm32l4q5rgtx","name":"STM32L4Q5RGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4Q5RGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5RGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5RGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5RGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4q5rgtx"},{"id":"st-cmsis-stm32l4q5rgtxp","name":"STM32L4Q5RGTxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4Q5RGTxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5RGTxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5RGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5RGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5rgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4q5rgtxp"},{"id":"st-cmsis-stm32l4q5vgtx","name":"STM32L4Q5VGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4Q5VGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5VGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4q5vgtx"},{"id":"st-cmsis-stm32l4q5vgtxp","name":"STM32L4Q5VGTxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4Q5VGTxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5VGTxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5VGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5VGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4q5vgtxp"},{"id":"st-cmsis-stm32l4q5vgyx","name":"STM32L4Q5VGYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4Q5VGYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5VGYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5VGYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5VGYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4q5vgyx"},{"id":"st-cmsis-stm32l4q5vgyxp","name":"STM32L4Q5VGYxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4Q5VGYxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5VGYxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5VGYxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5VGYxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5vgyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4q5vgyxp"},{"id":"st-cmsis-stm32l4q5zgtx","name":"STM32L4Q5ZGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4Q5ZGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5ZGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5ZGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5ZGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4q5zgtx"},{"id":"st-cmsis-stm32l4q5zgtxp","name":"STM32L4Q5ZGTxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4Q5ZGTxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5ZGTxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":80000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5ZGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / STM32L4Q5ZGTxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4Q5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4q5zgtxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4q5zgtxp"},{"id":"st-cmsis-stm32l4r5agix","name":"STM32L4R5AGIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R5AGIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5AGIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5AGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5AGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r5agix"},{"id":"st-cmsis-stm32l4r5aiix","name":"STM32L4R5AIIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R5AIIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5AIIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5AIIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5AIIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r5aiix"},{"id":"st-cmsis-stm32l4r5aiixp","name":"STM32L4R5AIIxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R5AIIxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5AIIxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5AIIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5AIIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5aiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r5aiixp"},{"id":"st-cmsis-stm32l4r5qgix","name":"STM32L4R5QGIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R5QGIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5QGIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5QGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5QGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r5qgix"},{"id":"st-cmsis-stm32l4r5qgixs","name":"STM32L4R5QGIxS","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R5QGIxS","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5QGIxS","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5QGIxS / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5QGIxS / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qgixs","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r5qgixs"},{"id":"st-cmsis-stm32l4r5qiix","name":"STM32L4R5QIIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R5QIIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5QIIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5QIIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5QIIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r5qiix"},{"id":"st-cmsis-stm32l4r5qiixp","name":"STM32L4R5QIIxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R5QIIxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5QIIxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5QIIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5QIIxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5qiixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r5qiixp"},{"id":"st-cmsis-stm32l4r5vgtx","name":"STM32L4R5VGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R5VGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5VGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r5vgtx"},{"id":"st-cmsis-stm32l4r5vitx","name":"STM32L4R5VITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R5VITx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5VITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5VITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5VITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r5vitx"},{"id":"st-cmsis-stm32l4r5zgtx","name":"STM32L4R5ZGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R5ZGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5ZGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5ZGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5ZGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r5zgtx"},{"id":"st-cmsis-stm32l4r5zgyx","name":"STM32L4R5ZGYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R5ZGYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5ZGYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5ZGYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5ZGYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r5zgyx"},{"id":"st-cmsis-stm32l4r5zitx","name":"STM32L4R5ZITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R5ZITx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5ZITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5ZITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5ZITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r5zitx"},{"id":"st-cmsis-stm32l4r5zitxp","name":"STM32L4R5ZITxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R5ZITxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5ZITxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5ZITxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5ZITxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5zitxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r5zitxp"},{"id":"st-cmsis-stm32l4r5ziyx","name":"STM32L4R5ZIYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R5ZIYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5ZIYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5ZIYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / STM32L4R5ZIYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r5ziyx"},{"id":"st-cmsis-stm32l4r7aiix","name":"STM32L4R7AIIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R7AIIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / STM32L4R7AIIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / STM32L4R7AIIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / STM32L4R7AIIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r7aiix"},{"id":"st-cmsis-stm32l4r7vitx","name":"STM32L4R7VITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R7VITx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / STM32L4R7VITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / STM32L4R7VITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / STM32L4R7VITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r7vitx"},{"id":"st-cmsis-stm32l4r7zitx","name":"STM32L4R7ZITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R7ZITx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / STM32L4R7ZITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / STM32L4R7ZITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / STM32L4R7ZITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R7 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r7zitx"},{"id":"st-cmsis-stm32l4r9agix","name":"STM32L4R9AGIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R9AGIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9AGIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9AGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9AGIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9agix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r9agix"},{"id":"st-cmsis-stm32l4r9aiix","name":"STM32L4R9AIIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R9AIIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9AIIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9AIIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9AIIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r9aiix"},{"id":"st-cmsis-stm32l4r9vgtx","name":"STM32L4R9VGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R9VGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9VGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9VGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r9vgtx"},{"id":"st-cmsis-stm32l4r9vitx","name":"STM32L4R9VITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R9VITx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9VITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9VITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9VITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r9vitx"},{"id":"st-cmsis-stm32l4r9zgjx","name":"STM32L4R9ZGJx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R9ZGJx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9ZGJx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9ZGJx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9ZGJx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgjx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r9zgjx"},{"id":"st-cmsis-stm32l4r9zgtx","name":"STM32L4R9ZGTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R9ZGTx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9ZGTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9ZGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9ZGTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r9zgtx"},{"id":"st-cmsis-stm32l4r9zgyx","name":"STM32L4R9ZGYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R9ZGYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9ZGYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":1048576,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9ZGYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9ZGYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zgyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r9zgyx"},{"id":"st-cmsis-stm32l4r9zijx","name":"STM32L4R9ZIJx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R9ZIJx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9ZIJx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9ZIJx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9ZIJx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r9zijx"},{"id":"st-cmsis-stm32l4r9zitx","name":"STM32L4R9ZITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R9ZITx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9ZITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9ZITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9ZITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r9zitx"},{"id":"st-cmsis-stm32l4r9ziyx","name":"STM32L4R9ZIYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R9ZIYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9ZIYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9ZIYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9ZIYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r9ziyx"},{"id":"st-cmsis-stm32l4r9ziyxp","name":"STM32L4R9ZIYxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4R9ZIYxP","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9ZIYxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9ZIYxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / STM32L4R9ZIYxP / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4R9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4r9ziyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4r9ziyxp"},{"id":"st-cmsis-stm32l4s5aiix","name":"STM32L4S5AIIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4S5AIIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / STM32L4S5AIIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / STM32L4S5AIIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / STM32L4S5AIIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4s5aiix"},{"id":"st-cmsis-stm32l4s5qiix","name":"STM32L4S5QIIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4S5QIIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / STM32L4S5QIIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / STM32L4S5QIIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / STM32L4S5QIIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5qiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4s5qiix"},{"id":"st-cmsis-stm32l4s5vitx","name":"STM32L4S5VITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4S5VITx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / STM32L4S5VITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / STM32L4S5VITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / STM32L4S5VITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4s5vitx"},{"id":"st-cmsis-stm32l4s5zitx","name":"STM32L4S5ZITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4S5ZITx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / STM32L4S5ZITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / STM32L4S5ZITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / STM32L4S5ZITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4s5zitx"},{"id":"st-cmsis-stm32l4s5ziyx","name":"STM32L4S5ZIYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4S5ZIYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / STM32L4S5ZIYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / STM32L4S5ZIYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / STM32L4S5ZIYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S5 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s5ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4s5ziyx"},{"id":"st-cmsis-stm32l4s7aiix","name":"STM32L4S7AIIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4S7AIIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / STM32L4S7AIIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / STM32L4S7AIIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / STM32L4S7AIIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4s7aiix"},{"id":"st-cmsis-stm32l4s7vitx","name":"STM32L4S7VITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4S7VITx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / STM32L4S7VITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / STM32L4S7VITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / STM32L4S7VITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4s7vitx"},{"id":"st-cmsis-stm32l4s7zitx","name":"STM32L4S7ZITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4S7ZITx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / STM32L4S7ZITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / STM32L4S7ZITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / STM32L4S7ZITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S7 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s7zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4s7zitx"},{"id":"st-cmsis-stm32l4s9aiix","name":"STM32L4S9AIIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4S9AIIx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / STM32L4S9AIIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / STM32L4S9AIIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / STM32L4S9AIIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9aiix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4s9aiix"},{"id":"st-cmsis-stm32l4s9vitx","name":"STM32L4S9VITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4S9VITx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / STM32L4S9VITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / STM32L4S9VITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / STM32L4S9VITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9vitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4s9vitx"},{"id":"st-cmsis-stm32l4s9zijx","name":"STM32L4S9ZIJx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4S9ZIJx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / STM32L4S9ZIJx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / STM32L4S9ZIJx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / STM32L4S9ZIJx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zijx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4s9zijx"},{"id":"st-cmsis-stm32l4s9zitx","name":"STM32L4S9ZITx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4S9ZITx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / STM32L4S9ZITx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / STM32L4S9ZITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / STM32L4S9ZITx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9zitx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4s9zitx"},{"id":"st-cmsis-stm32l4s9ziyx","name":"STM32L4S9ZIYx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L4 Series","year":null,"architecture":"Cortex-M4","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L4S9ZIYx","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / STM32L4S9ZIYx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M4","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Configured CPU clock","value":120000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region Flash","value":2097152,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / STM32L4S9ZIYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / STM32L4S9ZIYx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM1","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM2","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Memory region SRAM3","value":393216,"unit":"bytes","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"},{"key":"Address of SRAM3","value":"0x20040000","unit":"","sourceId":"cmsis-pack-stm32l4xx","location":"Keil.STM32L4xx_DFP.pdsc / STM32L4 Series / STM32L4S9 / memory[name or id=SRAM3]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l4s9ziyx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-06","researchState":"sourced"}],"sources":["cmsis-pack-stm32l4xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l4s9ziyx"},{"id":"st-cmsis-stm32l552cctx","name":"STM32L552CCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L552CCTx","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CCTx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CCTx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CCTx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CCTx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CCTx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CCTx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CCTx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CCTx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l552cctx"},{"id":"st-cmsis-stm32l552ccux","name":"STM32L552CCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L552CCUx","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CCUx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CCUx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CCUx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CCUx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CCUx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CCUx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CCUx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CCUx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l552ccux"},{"id":"st-cmsis-stm32l552cetx","name":"STM32L552CETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L552CETx","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CETx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CETx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CETx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CETx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CETx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CETx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CETx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CETx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l552cetx"},{"id":"st-cmsis-stm32l552cetxp","name":"STM32L552CETxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L552CETxP","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CETxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CETxP / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CETxP / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CETxP / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CETxP / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CETxP / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CETxP / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CETxP / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CETxP / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l552cetxp"},{"id":"st-cmsis-stm32l552ceux","name":"STM32L552CEUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L552CEUx","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CEUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CEUx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CEUx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CEUx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CEUx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CEUx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CEUx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CEUx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CEUx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l552ceux"},{"id":"st-cmsis-stm32l552ceuxp","name":"STM32L552CEUxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L552CEUxP","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CEUxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CEUxP / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CEUxP / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CEUxP / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CEUxP / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CEUxP / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CEUxP / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CEUxP / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552CEUxP / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l552ceuxp"},{"id":"st-cmsis-stm32l552meyxp","name":"STM32L552MEYxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L552MEYxP","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552MEYxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552MEYxP / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552MEYxP / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552MEYxP / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552MEYxP / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552MEYxP / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552MEYxP / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552MEYxP / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552MEYxP / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l552meyxp"},{"id":"st-cmsis-stm32l552meyxq","name":"STM32L552MEYxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L552MEYxQ","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552MEYxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552MEYxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552MEYxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552MEYxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552MEYxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552MEYxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552MEYxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552MEYxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552MEYxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l552meyxq"},{"id":"st-cmsis-stm32l552qcixq","name":"STM32L552QCIxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L552QCIxQ","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QCIxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QCIxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QCIxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QCIxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QCIxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QCIxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QCIxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QCIxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QCIxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l552qcixq"},{"id":"st-cmsis-stm32l552qeix","name":"STM32L552QEIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L552QEIx","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l552qeix"},{"id":"st-cmsis-stm32l552qeixp","name":"STM32L552QEIxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L552QEIxP","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIxP / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIxP / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIxP / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIxP / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIxP / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIxP / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIxP / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIxP / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l552qeixp"},{"id":"st-cmsis-stm32l552qeixq","name":"STM32L552QEIxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L552QEIxQ","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552QEIxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l552qeixq"},{"id":"st-cmsis-stm32l552rctx","name":"STM32L552RCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L552RCTx","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RCTx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RCTx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RCTx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RCTx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RCTx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RCTx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RCTx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RCTx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l552rctx"},{"id":"st-cmsis-stm32l552retx","name":"STM32L552RETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L552RETx","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l552retx"},{"id":"st-cmsis-stm32l552retxp","name":"STM32L552RETxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L552RETxP","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETxP / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETxP / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETxP / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETxP / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETxP / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETxP / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETxP / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETxP / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l552retxp"},{"id":"st-cmsis-stm32l552retxq","name":"STM32L552RETxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L552RETxQ","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552RETxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l552retxq"},{"id":"st-cmsis-stm32l552vctxq","name":"STM32L552VCTxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L552VCTxQ","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VCTxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VCTxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VCTxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VCTxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VCTxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VCTxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VCTxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VCTxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VCTxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l552vctxq"},{"id":"st-cmsis-stm32l552vetx","name":"STM32L552VETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L552VETx","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VETx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VETx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VETx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VETx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VETx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VETx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VETx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VETx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l552vetx"},{"id":"st-cmsis-stm32l552vetxq","name":"STM32L552VETxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L552VETxQ","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VETxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VETxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VETxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VETxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VETxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VETxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VETxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VETxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552VETxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l552vetxq"},{"id":"st-cmsis-stm32l552zctxq","name":"STM32L552ZCTxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L552ZCTxQ","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZCTxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZCTxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZCTxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZCTxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZCTxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZCTxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZCTxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZCTxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZCTxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l552zctxq"},{"id":"st-cmsis-stm32l552zetx","name":"STM32L552ZETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L552ZETx","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZETx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZETx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZETx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZETx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZETx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZETx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZETx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZETx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l552zetx"},{"id":"st-cmsis-stm32l552zetxq","name":"STM32L552ZETxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L552ZETxQ","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZETxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZETxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZETxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZETxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZETxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZETxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZETxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZETxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L552ZETxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l552zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l552zetxq"},{"id":"st-cmsis-stm32l562cetx","name":"STM32L562CETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L562CETx","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CETx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CETx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CETx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CETx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CETx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CETx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CETx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CETx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l562cetx"},{"id":"st-cmsis-stm32l562cetxp","name":"STM32L562CETxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L562CETxP","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CETxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CETxP / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CETxP / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CETxP / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CETxP / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CETxP / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CETxP / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CETxP / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CETxP / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562cetxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l562cetxp"},{"id":"st-cmsis-stm32l562ceux","name":"STM32L562CEUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L562CEUx","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CEUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CEUx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CEUx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CEUx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CEUx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CEUx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CEUx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CEUx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CEUx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l562ceux"},{"id":"st-cmsis-stm32l562ceuxp","name":"STM32L562CEUxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L562CEUxP","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CEUxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CEUxP / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CEUxP / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CEUxP / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CEUxP / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CEUxP / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CEUxP / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CEUxP / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562CEUxP / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562ceuxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l562ceuxp"},{"id":"st-cmsis-stm32l562meyxp","name":"STM32L562MEYxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L562MEYxP","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562MEYxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562MEYxP / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562MEYxP / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562MEYxP / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562MEYxP / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562MEYxP / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562MEYxP / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562MEYxP / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562MEYxP / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l562meyxp"},{"id":"st-cmsis-stm32l562meyxq","name":"STM32L562MEYxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L562MEYxQ","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562MEYxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562MEYxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562MEYxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562MEYxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562MEYxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562MEYxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562MEYxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562MEYxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562MEYxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562meyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l562meyxq"},{"id":"st-cmsis-stm32l562qeix","name":"STM32L562QEIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L562QEIx","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l562qeix"},{"id":"st-cmsis-stm32l562qeixp","name":"STM32L562QEIxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L562QEIxP","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIxP / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIxP / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIxP / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIxP / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIxP / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIxP / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIxP / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIxP / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l562qeixp"},{"id":"st-cmsis-stm32l562qeixq","name":"STM32L562QEIxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L562QEIxQ","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562QEIxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562qeixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l562qeixq"},{"id":"st-cmsis-stm32l562retx","name":"STM32L562RETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L562RETx","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l562retx"},{"id":"st-cmsis-stm32l562retxp","name":"STM32L562RETxP","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L562RETxP","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETxP","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETxP / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETxP / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETxP / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETxP / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETxP / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETxP / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETxP / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETxP / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxp","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l562retxp"},{"id":"st-cmsis-stm32l562retxq","name":"STM32L562RETxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L562RETxQ","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562RETxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l562retxq"},{"id":"st-cmsis-stm32l562vetx","name":"STM32L562VETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L562VETx","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562VETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562VETx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562VETx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562VETx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562VETx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562VETx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562VETx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562VETx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562VETx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l562vetx"},{"id":"st-cmsis-stm32l562vetxq","name":"STM32L562VETxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L562VETxQ","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562VETxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562VETxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562VETxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562VETxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562VETxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562VETxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562VETxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562VETxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562VETxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l562vetxq"},{"id":"st-cmsis-stm32l562zetx","name":"STM32L562ZETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L562ZETx","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562ZETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562ZETx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562ZETx / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562ZETx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562ZETx / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562ZETx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562ZETx / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562ZETx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562ZETx / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l562zetx"},{"id":"st-cmsis-stm32l562zetxq","name":"STM32L562ZETxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32L5 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32L562ZETxQ","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562ZETxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":110000000,"unit":"Hz","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-non-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562ZETxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-non-secure","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562ZETxQ / memory[name or id=Flash-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash-secure","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562ZETxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash-secure","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562ZETxQ / memory[name or id=Flash-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-non-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562ZETxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-non-secure","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562ZETxQ / memory[name or id=SRAM-non-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM-secure","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562ZETxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM-secure","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32l5xx","location":"Keil.STM32L5xx_DFP.pdsc / STM32L5 Series / STM32L5x2 / STM32L562ZETxQ / memory[name or id=SRAM-secure]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32l562zetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32l5xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32l562zetxq"},{"id":"st-cmsis-stm32n645a0hxq","name":"STM32N645A0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N645A0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / STM32N645A0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_N","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_N","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n645a0hxq"},{"id":"st-cmsis-stm32n645b0hxq","name":"STM32N645B0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N645B0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / STM32N645B0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_N","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_N","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n645b0hxq"},{"id":"st-cmsis-stm32n645i0hxq","name":"STM32N645I0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N645I0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / STM32N645I0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_N","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_N","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n645i0hxq"},{"id":"st-cmsis-stm32n645l0hxq","name":"STM32N645L0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N645L0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / STM32N645L0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_N","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_N","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n645l0hxq"},{"id":"st-cmsis-stm32n645x0hxq","name":"STM32N645X0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N645X0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / STM32N645X0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_N","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_N","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n645x0hxq"},{"id":"st-cmsis-stm32n645z0hxq","name":"STM32N645Z0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N645Z0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / STM32N645Z0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_N","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_N","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N645 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n645z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n645z0hxq"},{"id":"st-cmsis-stm32n647a0hxq","name":"STM32N647A0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N647A0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / STM32N647A0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_NS","value":"0x243C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_S","value":"0x343C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_S","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n647a0hxq"},{"id":"st-cmsis-stm32n647b0hxq","name":"STM32N647B0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N647B0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / STM32N647B0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_NS","value":"0x243C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_S","value":"0x343C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_S","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n647b0hxq"},{"id":"st-cmsis-stm32n647i0hxq","name":"STM32N647I0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N647I0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / STM32N647I0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_NS","value":"0x243C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_S","value":"0x343C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_S","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n647i0hxq"},{"id":"st-cmsis-stm32n647l0hxq","name":"STM32N647L0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N647L0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / STM32N647L0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_NS","value":"0x243C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_S","value":"0x343C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_S","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n647l0hxq"},{"id":"st-cmsis-stm32n647x0hxq","name":"STM32N647X0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N647X0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / STM32N647X0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_NS","value":"0x243C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_S","value":"0x343C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_S","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n647x0hxq"},{"id":"st-cmsis-stm32n647z0hxq","name":"STM32N647Z0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N647Z0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / STM32N647Z0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_NS","value":"0x243C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_S","value":"0x343C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_S","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N647 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n647z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n647z0hxq"},{"id":"st-cmsis-stm32n655a0hxq","name":"STM32N655A0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N655A0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / STM32N655A0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_N","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_N","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n655a0hxq"},{"id":"st-cmsis-stm32n655b0hxq","name":"STM32N655B0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N655B0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / STM32N655B0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_N","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_N","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n655b0hxq"},{"id":"st-cmsis-stm32n655i0hxq","name":"STM32N655I0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N655I0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / STM32N655I0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_N","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_N","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n655i0hxq"},{"id":"st-cmsis-stm32n655l0hxq","name":"STM32N655L0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N655L0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / STM32N655L0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_N","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_N","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n655l0hxq"},{"id":"st-cmsis-stm32n655x0hxq","name":"STM32N655X0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N655X0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / STM32N655X0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_N","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_N","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n655x0hxq"},{"id":"st-cmsis-stm32n655z0hxq","name":"STM32N655Z0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N655Z0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / STM32N655Z0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_N","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_N","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_N]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N655 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n655z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n655z0hxq"},{"id":"st-cmsis-stm32n657a0hxq","name":"STM32N657A0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N657A0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / STM32N657A0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_NS","value":"0x243C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_S","value":"0x343C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_S","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657a0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n657a0hxq"},{"id":"st-cmsis-stm32n657b0hxq","name":"STM32N657B0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N657B0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / STM32N657B0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_NS","value":"0x243C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_S","value":"0x343C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_S","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657b0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n657b0hxq"},{"id":"st-cmsis-stm32n657i0hxq","name":"STM32N657I0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N657I0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / STM32N657I0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_NS","value":"0x243C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_S","value":"0x343C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_S","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657i0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n657i0hxq"},{"id":"st-cmsis-stm32n657l0hxq","name":"STM32N657L0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N657L0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / STM32N657L0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_NS","value":"0x243C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_S","value":"0x343C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_S","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657l0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n657l0hxq"},{"id":"st-cmsis-stm32n657x0hxq","name":"STM32N657X0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N657X0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / STM32N657X0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_NS","value":"0x243C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_S","value":"0x343C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_S","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657x0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n657x0hxq"},{"id":"st-cmsis-stm32n657z0hxq","name":"STM32N657Z0HxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32N6 Series","year":null,"architecture":"Cortex-M55","aliases":[],"fields":[{"key":"Configured device name","value":"STM32N657Z0HxQ","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / STM32N657Z0HxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M55","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Configurable","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"DP_FPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":800000000,"unit":"Hz","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_NS","value":"0x28000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM1_S","value":"0x38000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_NS","value":"0x28004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AHBSRAM2_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AHBSRAM2_S","value":"0x38004000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AHBSRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_NS","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_NS","value":"0x24064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM1_S","value":638976,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM1_S","value":"0x34064000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_NS","value":"0x24200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM3_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM3_S","value":"0x34200000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM3_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_NS","value":"0x24270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM4_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM4_S","value":"0x34270000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM4_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_NS","value":"0x242E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM5_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM5_S","value":"0x342E0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM5_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_NS","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_NS","value":"0x24350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region AXISRAM6_S","value":458752,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of AXISRAM6_S","value":"0x34350000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=AXISRAM6_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_NS","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_NS","value":"0x2C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Backup_SRAM_S","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Backup_SRAM_S","value":"0x3C000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=Backup_SRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_NS","value":"0x243C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region CACHEAXI_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of CACHEAXI_S","value":"0x343C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=CACHEAXI_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region DTCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of DTCM_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=DTCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_NS","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_NS","value":"0x24000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FLEXRAM_S","value":409600,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FLEXRAM_S","value":"0x34000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FLEXRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_NS","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_NS","value":"0x24180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_CODE_S","value":261120,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_CODE_S","value":"0x34180400","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_CODE_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_NS","value":"0x241C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region FSBL_DATA_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of FSBL_DATA_S","value":"0x341C0000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=FSBL_DATA_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_NS","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_NS","value":"0x25000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region GFXMMU_SLV_S","value":16777216,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of GFXMMU_SLV_S","value":"0x35000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=GFXMMU_SLV_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_NS","value":"0x00000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region ITCM_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of ITCM_S","value":"0x10000000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=ITCM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_NS","value":"0x24400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region VENCRAM_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of VENCRAM_S","value":"0x34400000","unit":"","sourceId":"cmsis-pack-stm32n6xx","location":"Keil.STM32N6xx_DFP.pdsc / STM32N6 Series / STM32N657 / memory[name or id=VENCRAM_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32n657z0hxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32n6xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32n657z0hxq"},{"id":"st-cmsis-stm32u031c6tx","name":"STM32U031C6Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U031C6Tx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031C6Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031C6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031C6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20002000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u031c6tx"},{"id":"st-cmsis-stm32u031c6ux","name":"STM32U031C6Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U031C6Ux","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031C6Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031C6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031C6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20002000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u031c6ux"},{"id":"st-cmsis-stm32u031c8tx","name":"STM32U031C8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U031C8Tx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031C8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031C8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031C8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20002000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u031c8tx"},{"id":"st-cmsis-stm32u031c8ux","name":"STM32U031C8Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U031C8Ux","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031C8Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031C8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031C8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20002000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u031c8ux"},{"id":"st-cmsis-stm32u031f4px","name":"STM32U031F4Px","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U031F4Px","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031F4Px","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031F4Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031F4Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20002000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f4px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u031f4px"},{"id":"st-cmsis-stm32u031f6px","name":"STM32U031F6Px","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U031F6Px","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031F6Px","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031F6Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031F6Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20002000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f6px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u031f6px"},{"id":"st-cmsis-stm32u031f8px","name":"STM32U031F8Px","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U031F8Px","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031F8Px","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f8px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f8px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f8px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f8px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f8px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f8px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031F8Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f8px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031F8Px / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f8px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f8px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f8px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f8px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20002000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031f8px","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u031f8px"},{"id":"st-cmsis-stm32u031g6yxt","name":"STM32U031G6YxT","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U031G6YxT","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031G6YxT","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g6yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g6yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g6yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g6yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g6yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g6yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031G6YxT / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g6yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031G6YxT / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g6yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g6yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g6yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g6yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20002000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g6yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u031g6yxt"},{"id":"st-cmsis-stm32u031g8yxt","name":"STM32U031G8YxT","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U031G8YxT","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031G8YxT","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031G8YxT / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031G8YxT / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20002000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031g8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u031g8yxt"},{"id":"st-cmsis-stm32u031k4ux","name":"STM32U031K4Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U031K4Ux","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031K4Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031K4Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031K4Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20002000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k4ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u031k4ux"},{"id":"st-cmsis-stm32u031k6ux","name":"STM32U031K6Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U031K6Ux","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031K6Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031K6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031K6Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20002000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k6ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u031k6ux"},{"id":"st-cmsis-stm32u031k8ux","name":"STM32U031K8Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U031K8Ux","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031K8Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031K8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031K8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20002000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u031k8ux"},{"id":"st-cmsis-stm32u031r6ix","name":"STM32U031R6Ix","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U031R6Ix","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031R6Ix","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031R6Ix / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031R6Ix / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20002000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u031r6ix"},{"id":"st-cmsis-stm32u031r6tx","name":"STM32U031R6Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U031R6Tx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031R6Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031R6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031R6Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20002000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r6tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u031r6tx"},{"id":"st-cmsis-stm32u031r8ix","name":"STM32U031R8Ix","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U031R8Ix","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031R8Ix","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031R8Ix / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031R8Ix / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20002000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u031r8ix"},{"id":"st-cmsis-stm32u031r8tx","name":"STM32U031R8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U031R8Tx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031R8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031R8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / STM32U031R8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":4096,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20002000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U031 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u031r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u031r8tx"},{"id":"st-cmsis-stm32u073c8tx","name":"STM32U073C8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073C8Tx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073C8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073C8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073C8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073c8tx"},{"id":"st-cmsis-stm32u073c8ux","name":"STM32U073C8Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073C8Ux","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073C8Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073C8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073C8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073c8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073c8ux"},{"id":"st-cmsis-stm32u073cbtx","name":"STM32U073CBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073CBTx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073CBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073CBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073CBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073cbtx"},{"id":"st-cmsis-stm32u073cbux","name":"STM32U073CBUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073CBUx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073CBUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073CBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073CBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073cbux"},{"id":"st-cmsis-stm32u073cctx","name":"STM32U073CCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073CCTx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073CCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073CCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073CCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073cctx"},{"id":"st-cmsis-stm32u073ccux","name":"STM32U073CCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073CCUx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073CCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073CCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073CCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073ccux"},{"id":"st-cmsis-stm32u073h8yxt","name":"STM32U073H8YxT","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073H8YxT","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073H8YxT","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073h8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073h8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073h8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073h8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073h8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073h8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073H8YxT / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073h8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073H8YxT / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073h8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073h8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073h8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073h8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073h8yxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073h8yxt"},{"id":"st-cmsis-stm32u073hbyxt","name":"STM32U073HBYxT","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073HBYxT","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073HBYxT","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hbyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hbyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hbyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hbyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hbyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hbyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073HBYxT / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hbyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073HBYxT / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hbyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hbyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hbyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hbyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hbyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073hbyxt"},{"id":"st-cmsis-stm32u073hcyxt","name":"STM32U073HCYxT","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073HCYxT","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073HCYxT","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073HCYxT / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073HCYxT / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073hcyxt"},{"id":"st-cmsis-stm32u073k8ux","name":"STM32U073K8Ux","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073K8Ux","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073K8Ux","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073K8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073K8Ux / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073k8ux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073k8ux"},{"id":"st-cmsis-stm32u073kbux","name":"STM32U073KBUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073KBUx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073KBUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073KBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073KBUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073kbux"},{"id":"st-cmsis-stm32u073kcux","name":"STM32U073KCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073KCUx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073KCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073KCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073KCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073kcux"},{"id":"st-cmsis-stm32u073m8ix","name":"STM32U073M8Ix","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073M8Ix","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073M8Ix","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073M8Ix / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073M8Ix / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073m8ix"},{"id":"st-cmsis-stm32u073m8tx","name":"STM32U073M8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073M8Tx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073M8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073M8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073M8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073m8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073m8tx"},{"id":"st-cmsis-stm32u073mbix","name":"STM32U073MBIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073MBIx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073MBIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073MBIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073MBIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073mbix"},{"id":"st-cmsis-stm32u073mbtx","name":"STM32U073MBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073MBTx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073MBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073MBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073MBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073mbtx"},{"id":"st-cmsis-stm32u073mcix","name":"STM32U073MCIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073MCIx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073MCIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073MCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073MCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073mcix"},{"id":"st-cmsis-stm32u073mctx","name":"STM32U073MCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073MCTx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073MCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073MCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073MCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073mctx"},{"id":"st-cmsis-stm32u073r8ix","name":"STM32U073R8Ix","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073R8Ix","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073R8Ix","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073R8Ix / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073R8Ix / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8ix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073r8ix"},{"id":"st-cmsis-stm32u073r8tx","name":"STM32U073R8Tx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073R8Tx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073R8Tx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073R8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073R8Tx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073r8tx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073r8tx"},{"id":"st-cmsis-stm32u073rbix","name":"STM32U073RBIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073RBIx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073RBIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073RBIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073RBIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073rbix"},{"id":"st-cmsis-stm32u073rbtx","name":"STM32U073RBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073RBTx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073RBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073RBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073RBTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073rbtx"},{"id":"st-cmsis-stm32u073rcix","name":"STM32U073RCIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073RCIx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073RCIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073RCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073RCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073rcix"},{"id":"st-cmsis-stm32u073rctx","name":"STM32U073RCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U073RCTx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073RCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073RCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / STM32U073RCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U073 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u073rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u073rctx"},{"id":"st-cmsis-stm32u083cctx","name":"STM32U083CCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U083CCTx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083CCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083CCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083CCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u083cctx"},{"id":"st-cmsis-stm32u083ccux","name":"STM32U083CCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U083CCUx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083CCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083CCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083CCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u083ccux"},{"id":"st-cmsis-stm32u083hcyxt","name":"STM32U083HCYxT","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U083HCYxT","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083HCYxT","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083HCYxT / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083HCYxT / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083hcyxt","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u083hcyxt"},{"id":"st-cmsis-stm32u083kcux","name":"STM32U083KCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U083KCUx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083KCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083KCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083KCUx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u083kcux"},{"id":"st-cmsis-stm32u083mcix","name":"STM32U083MCIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U083MCIx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083MCIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083MCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083MCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u083mcix"},{"id":"st-cmsis-stm32u083mctx","name":"STM32U083MCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U083MCTx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083MCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083MCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083MCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083mctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u083mctx"},{"id":"st-cmsis-stm32u083rcix","name":"STM32U083RCIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U083RCIx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083RCIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083RCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083RCIx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u083rcix"},{"id":"st-cmsis-stm32u083rctx","name":"STM32U083RCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U0 Series","year":null,"architecture":"Cortex-M0+","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U083RCTx","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083RCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M0+","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"NO_FPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":56000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083RCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / STM32U083RCTx / memory[name or id=Flash]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1","value":32768,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM1]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2","value":8192,"unit":"bytes","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2","value":"0x20008000","unit":"","sourceId":"cmsis-pack-stm32u0xx","location":"Keil.STM32U0xx_DFP.pdsc / STM32U0 Series / STM32U083 / memory[name or id=SRAM2]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u083rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u0xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u083rctx"},{"id":"st-cmsis-stm32u335cbtx","name":"STM32U335CBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U335CBTx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u335cbtx"},{"id":"st-cmsis-stm32u335cbtxq","name":"STM32U335CBTxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U335CBTxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBTxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u335cbtxq"},{"id":"st-cmsis-stm32u335cbux","name":"STM32U335CBUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U335CBUx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u335cbux"},{"id":"st-cmsis-stm32u335cbuxq","name":"STM32U335CBUxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U335CBUxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBUxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBUxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBUxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBUxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBUxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u335cbuxq"},{"id":"st-cmsis-stm32u335cbyxqtr","name":"STM32U335CBYxQTR","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U335CBYxQTR","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBYxQTR","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBYxQTR / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBYxQTR / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBYxQTR / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CBYxQTR / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u335cbyxqtr"},{"id":"st-cmsis-stm32u335cctx","name":"STM32U335CCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U335CCTx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u335cctx"},{"id":"st-cmsis-stm32u335cctxq","name":"STM32U335CCTxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U335CCTxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCTxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u335cctxq"},{"id":"st-cmsis-stm32u335ccux","name":"STM32U335CCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U335CCUx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u335ccux"},{"id":"st-cmsis-stm32u335ccuxq","name":"STM32U335CCUxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U335CCUxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCUxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCUxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCUxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCUxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCUxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u335ccuxq"},{"id":"st-cmsis-stm32u335ccyxqtr","name":"STM32U335CCYxQTR","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U335CCYxQTR","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCYxQTR","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCYxQTR / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCYxQTR / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCYxQTR / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335CCYxQTR / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u335ccyxqtr"},{"id":"st-cmsis-stm32u335kbux","name":"STM32U335KBUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U335KBUx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335KBUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335KBUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335KBUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335KBUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335KBUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u335kbux"},{"id":"st-cmsis-stm32u335kbyxqtr","name":"STM32U335KBYxQTR","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U335KBYxQTR","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335KBYxQTR","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335KBYxQTR / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335KBYxQTR / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335KBYxQTR / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335KBYxQTR / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kbyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u335kbyxqtr"},{"id":"st-cmsis-stm32u335kcux","name":"STM32U335KCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U335KCUx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335KCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335KCUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335KCUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335KCUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335KCUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u335kcux"},{"id":"st-cmsis-stm32u335kcyxqtr","name":"STM32U335KCYxQTR","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U335KCYxQTR","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335KCYxQTR","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335KCYxQTR / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335KCYxQTR / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335KCYxQTR / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335KCYxQTR / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u335kcyxqtr"},{"id":"st-cmsis-stm32u335rbix","name":"STM32U335RBIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U335RBIx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RBIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RBIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RBIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RBIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RBIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u335rbix"},{"id":"st-cmsis-stm32u335rbixq","name":"STM32U335RBIxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U335RBIxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RBIxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RBIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RBIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RBIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RBIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u335rbixq"},{"id":"st-cmsis-stm32u335rbtx","name":"STM32U335RBTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U335RBTx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RBTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RBTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RBTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RBTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RBTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u335rbtx"},{"id":"st-cmsis-stm32u335rbtxq","name":"STM32U335RBTxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U335RBTxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RBTxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RBTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RBTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RBTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RBTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rbtxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u335rbtxq"},{"id":"st-cmsis-stm32u335rcix","name":"STM32U335RCIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U335RCIx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RCIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RCIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RCIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RCIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RCIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u335rcix"},{"id":"st-cmsis-stm32u335rcixq","name":"STM32U335RCIxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U335RCIxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RCIxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RCIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RCIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RCIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RCIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u335rcixq"},{"id":"st-cmsis-stm32u335rctx","name":"STM32U335RCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U335RCTx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RCTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RCTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RCTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RCTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u335rctx"},{"id":"st-cmsis-stm32u335rctxq","name":"STM32U335RCTxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U335RCTxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RCTxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RCTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RCTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RCTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / STM32U335RCTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U335 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u335rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u335rctxq"},{"id":"st-cmsis-stm32u345cctx","name":"STM32U345CCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U345CCTx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u345cctx"},{"id":"st-cmsis-stm32u345cctxq","name":"STM32U345CCTxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U345CCTxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCTxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u345cctxq"},{"id":"st-cmsis-stm32u345ccux","name":"STM32U345CCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U345CCUx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u345ccux"},{"id":"st-cmsis-stm32u345ccuxq","name":"STM32U345CCUxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U345CCUxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCUxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCUxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCUxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCUxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCUxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u345ccuxq"},{"id":"st-cmsis-stm32u345ccyxqtr","name":"STM32U345CCYxQTR","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U345CCYxQTR","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCYxQTR","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCYxQTR / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCYxQTR / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCYxQTR / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345CCYxQTR / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345ccyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u345ccyxqtr"},{"id":"st-cmsis-stm32u345kcux","name":"STM32U345KCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U345KCUx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345KCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345KCUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345KCUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345KCUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345KCUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u345kcux"},{"id":"st-cmsis-stm32u345kcyxqtr","name":"STM32U345KCYxQTR","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U345KCYxQTR","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345KCYxQTR","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345KCYxQTR / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345KCYxQTR / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345KCYxQTR / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345KCYxQTR / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345kcyxqtr","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u345kcyxqtr"},{"id":"st-cmsis-stm32u345rcix","name":"STM32U345RCIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U345RCIx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345RCIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345RCIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345RCIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345RCIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345RCIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u345rcix"},{"id":"st-cmsis-stm32u345rcixq","name":"STM32U345RCIxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U345RCIxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345RCIxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345RCIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345RCIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345RCIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345RCIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u345rcixq"},{"id":"st-cmsis-stm32u345rctx","name":"STM32U345RCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U345RCTx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345RCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345RCTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345RCTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345RCTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345RCTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u345rctx"},{"id":"st-cmsis-stm32u345rctxq","name":"STM32U345RCTxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U345RCTxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345RCTxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345RCTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345RCTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345RCTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / STM32U345RCTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":16384,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30004000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U345 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u345rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u345rctxq"},{"id":"st-cmsis-stm32u356cctx","name":"STM32U356CCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356CCTx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356cctx"},{"id":"st-cmsis-stm32u356cctxq","name":"STM32U356CCTxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356CCTxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCTxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356cctxq"},{"id":"st-cmsis-stm32u356ccux","name":"STM32U356CCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356CCUx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356ccux"},{"id":"st-cmsis-stm32u356ccuxq","name":"STM32U356CCUxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356CCUxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCUxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCUxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCUxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCUxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCUxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356ccuxq"},{"id":"st-cmsis-stm32u356ccyxq","name":"STM32U356CCYxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356CCYxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCYxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCYxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCYxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCYxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CCYxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ccyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356ccyxq"},{"id":"st-cmsis-stm32u356cetx","name":"STM32U356CETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356CETx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356cetx"},{"id":"st-cmsis-stm32u356cetxq","name":"STM32U356CETxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356CETxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CETxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CETxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CETxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CETxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CETxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356cetxq"},{"id":"st-cmsis-stm32u356ceux","name":"STM32U356CEUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356CEUx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CEUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CEUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CEUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CEUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CEUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356ceux"},{"id":"st-cmsis-stm32u356ceuxq","name":"STM32U356CEUxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356CEUxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CEUxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CEUxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CEUxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CEUxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CEUxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356ceuxq"},{"id":"st-cmsis-stm32u356ceyxq","name":"STM32U356CEYxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356CEYxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CEYxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CEYxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CEYxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CEYxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356CEYxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356ceyxq"},{"id":"st-cmsis-stm32u356kcux","name":"STM32U356KCUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356KCUx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356KCUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356KCUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356KCUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356KCUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356KCUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356kcux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356kcux"},{"id":"st-cmsis-stm32u356keux","name":"STM32U356KEUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356KEUx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356KEUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356KEUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356KEUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356KEUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356KEUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356keux"},{"id":"st-cmsis-stm32u356rcix","name":"STM32U356RCIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356RCIx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356rcix"},{"id":"st-cmsis-stm32u356rcixq","name":"STM32U356RCIxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356RCIxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCIxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356rcixq"},{"id":"st-cmsis-stm32u356rctx","name":"STM32U356RCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356RCTx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356rctx"},{"id":"st-cmsis-stm32u356rctxq","name":"STM32U356RCTxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356RCTxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCTxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356rctxq"},{"id":"st-cmsis-stm32u356rcyxq","name":"STM32U356RCYxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356RCYxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCYxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCYxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCYxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCYxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RCYxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356rcyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356rcyxq"},{"id":"st-cmsis-stm32u356reix","name":"STM32U356REIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356REIx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356REIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356REIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356REIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356REIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356REIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356reix"},{"id":"st-cmsis-stm32u356reixq","name":"STM32U356REIxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356REIxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356REIxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356REIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356REIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356REIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356REIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356reixq"},{"id":"st-cmsis-stm32u356retx","name":"STM32U356RETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356RETx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356retx"},{"id":"st-cmsis-stm32u356retxq","name":"STM32U356RETxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356RETxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RETxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RETxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RETxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RETxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356RETxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356retxq"},{"id":"st-cmsis-stm32u356reyxq","name":"STM32U356REYxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356REYxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356REYxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356REYxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356REYxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356REYxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356REYxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356reyxq"},{"id":"st-cmsis-stm32u356vcix","name":"STM32U356VCIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356VCIx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VCIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VCIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VCIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VCIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VCIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356vcix"},{"id":"st-cmsis-stm32u356vcixq","name":"STM32U356VCIxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356VCIxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VCIxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VCIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VCIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VCIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VCIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vcixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356vcixq"},{"id":"st-cmsis-stm32u356vctx","name":"STM32U356VCTx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356VCTx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VCTx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VCTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VCTx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VCTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VCTx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356vctx"},{"id":"st-cmsis-stm32u356vctxq","name":"STM32U356VCTxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356VCTxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VCTxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VCTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VCTxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":262144,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VCTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VCTxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vctxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356vctxq"},{"id":"st-cmsis-stm32u356veix","name":"STM32U356VEIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356VEIx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VEIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VEIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VEIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VEIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VEIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356veix"},{"id":"st-cmsis-stm32u356veixq","name":"STM32U356VEIxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356VEIxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VEIxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VEIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VEIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VEIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VEIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356veixq"},{"id":"st-cmsis-stm32u356vetx","name":"STM32U356VETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356VETx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356vetx"},{"id":"st-cmsis-stm32u356vetxq","name":"STM32U356VETxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U356VETxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VETxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VETxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VETxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VETxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / STM32U356VETxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U356 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u356vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u356vetxq"},{"id":"st-cmsis-stm32u366cetx","name":"STM32U366CETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U366CETx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u366cetx"},{"id":"st-cmsis-stm32u366cetxq","name":"STM32U366CETxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U366CETxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CETxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CETxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CETxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CETxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CETxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366cetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u366cetxq"},{"id":"st-cmsis-stm32u366ceux","name":"STM32U366CEUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U366CEUx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CEUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CEUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CEUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CEUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CEUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u366ceux"},{"id":"st-cmsis-stm32u366ceuxq","name":"STM32U366CEUxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U366CEUxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CEUxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CEUxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CEUxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CEUxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CEUxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceuxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u366ceuxq"},{"id":"st-cmsis-stm32u366ceyxq","name":"STM32U366CEYxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U366CEYxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CEYxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CEYxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CEYxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CEYxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366CEYxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366ceyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u366ceyxq"},{"id":"st-cmsis-stm32u366keux","name":"STM32U366KEUx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U366KEUx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366KEUx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366KEUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366KEUx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366KEUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366KEUx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366keux","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u366keux"},{"id":"st-cmsis-stm32u366reix","name":"STM32U366REIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U366REIx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366REIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366REIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366REIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366REIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366REIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u366reix"},{"id":"st-cmsis-stm32u366reixq","name":"STM32U366REIxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U366REIxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366REIxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366REIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366REIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366REIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366REIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u366reixq"},{"id":"st-cmsis-stm32u366retx","name":"STM32U366RETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U366RETx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366RETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366RETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366RETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366RETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366RETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u366retx"},{"id":"st-cmsis-stm32u366retxq","name":"STM32U366RETxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U366RETxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366RETxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366RETxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366RETxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366RETxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366RETxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366retxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u366retxq"},{"id":"st-cmsis-stm32u366reyxq","name":"STM32U366REYxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U366REYxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366REYxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366REYxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366REYxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366REYxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366REYxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366reyxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u366reyxq"},{"id":"st-cmsis-stm32u366veix","name":"STM32U366VEIx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U366VEIx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366VEIx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366VEIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366VEIx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366VEIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366VEIx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veix","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u366veix"},{"id":"st-cmsis-stm32u366veixq","name":"STM32U366VEIxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U366VEIxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366VEIxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366VEIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366VEIxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366VEIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366VEIxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366veixq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u366veixq"},{"id":"st-cmsis-stm32u366vetx","name":"STM32U366VETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U366VETx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366VETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366VETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366VETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366VETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366VETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u366vetx"},{"id":"st-cmsis-stm32u366vetxq","name":"STM32U366VETxQ","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U366VETxQ","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366VETxQ","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366VETxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366VETxQ / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366VETxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / STM32U366VETxQ / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":131072,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30020000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U366 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u366vetxq","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u366vetxq"},{"id":"st-cmsis-stm32u375cetx","name":"STM32U375CETx","kind":"product-family","entityType":"product-family","subtype":"microcontroller","company":"STMicroelectronics","series":"STM32U3 Series","year":null,"architecture":"Cortex-M33","aliases":[],"fields":[{"key":"Configured device name","value":"STM32U375CETx","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U375 / STM32U375CETx","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u375cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU core","value":"Cortex-M33","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dcore]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u375cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"CPU byte order","value":"Little-endian","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dendian]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u375cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"FPU configuration","value":"SP_FPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dfpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u375cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"MPU configuration","value":"MPU","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dmpu]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u375cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Configured CPU clock","value":160000000,"unit":"Hz","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / processor[@Dclock]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u375cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_NS","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U375 / STM32U375CETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u375cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_NS","value":"0x08000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U375 / STM32U375CETx / memory[name or id=Flash_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u375cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region Flash_S","value":524288,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U375 / STM32U375CETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u375cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of Flash_S","value":"0x0C000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U375 / STM32U375CETx / memory[name or id=Flash_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u375cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_NS","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U375 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u375cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_NS","value":"0x20000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U375 / memory[name or id=SRAM1_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u375cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM1_S","value":196608,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U375 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u375cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM1_S","value":"0x30000000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U375 / memory[name or id=SRAM1_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u375cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_NS","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U375 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u375cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_NS","value":"0x20030000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U375 / memory[name or id=SRAM2_NS]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u375cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Memory region SRAM2_S","value":65536,"unit":"bytes","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U375 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u375cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"},{"key":"Address of SRAM2_S","value":"0x30030000","unit":"","sourceId":"cmsis-pack-stm32u3xx","location":"Keil.STM32U3xx_DFP.pdsc / STM32U3 Series / STM32U375 / memory[name or id=SRAM2_S]","evidenceClass":"third-party-report","note":"Configuration published by Keil / Open-CMSIS-Pack; STMicroelectronics is the named device vendor. Inherited and common-variant values retain their declaring node. Not an independently measured die or validated stock ordering code.","entityId":"st-cmsis-stm32u375cetx","scope":"product-family","sourceUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","sourceDate":null,"retrievedAt":"2026-09-11","researchState":"sourced"}],"sources":["cmsis-pack-stm32u3xx"],"url":"https://museum.vlsi.kr/objects/st-cmsis-stm32u375cetx"}],"sources":[{"id":"cmsis-pack-stm32g4xx","title":"STM32G4xx_DFP — configured device metadata","url":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/Keil.STM32G4xx_DFP.pdsc","publisher":"Keil / Open-CMSIS-Pack","published":null,"accessed":"2026-09-06","evidenceClass":"third-party-report","language":"en","type":"dataset","license":"Apache-2.0 (PDSC metadata only; HAL files excluded)","datasetCommit":"697d2262d1986b449fbe9329882bf206171d88f9","licenseUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32G4xx_DFP/697d2262d1986b449fbe9329882bf206171d88f9/LICENSE-Apache-2.0"},{"id":"cmsis-pack-stm32l4xx","title":"STM32L4xx_DFP — configured device metadata","url":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/Keil.STM32L4xx_DFP.pdsc","publisher":"Keil / Open-CMSIS-Pack","published":null,"accessed":"2026-09-06","evidenceClass":"third-party-report","language":"en","type":"dataset","license":"Apache-2.0 (PDSC metadata only; HAL files excluded)","datasetCommit":"c95bed1673824afa695036dce2db3e7eed1c9823","licenseUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L4xx_DFP/c95bed1673824afa695036dce2db3e7eed1c9823/LICENSE-Apache-2.0"},{"id":"cmsis-pack-stm32l0xx","title":"STM32L0xx_DFP — configured device metadata","url":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/Keil.STM32L0xx_DFP.pdsc","publisher":"Keil / Open-CMSIS-Pack","published":null,"accessed":"2026-09-11","evidenceClass":"third-party-report","language":"en","type":"dataset","license":"Apache-2.0 (PDSC metadata only; HAL files excluded)","datasetCommit":"310d314924af14886dc0ac82b315b6129a017a9c","licenseUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L0xx_DFP/310d314924af14886dc0ac82b315b6129a017a9c/LICENSE"},{"id":"cmsis-pack-stm32l1xx","title":"STM32L1xx_DFP — configured device metadata","url":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/Keil.STM32L1xx_DFP.pdsc","publisher":"Keil / Open-CMSIS-Pack","published":null,"accessed":"2026-09-11","evidenceClass":"third-party-report","language":"en","type":"dataset","license":"Apache-2.0 (PDSC metadata only; HAL files excluded)","datasetCommit":"638a8df9b217efa4883438c403b9c3ebc41b5170","licenseUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L1xx_DFP/638a8df9b217efa4883438c403b9c3ebc41b5170/LICENSE"},{"id":"cmsis-pack-stm32l5xx","title":"STM32L5xx_DFP — configured device metadata","url":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/Keil.STM32L5xx_DFP.pdsc","publisher":"Keil / Open-CMSIS-Pack","published":null,"accessed":"2026-09-11","evidenceClass":"third-party-report","language":"en","type":"dataset","license":"Apache-2.0 (PDSC metadata only; HAL files excluded)","datasetCommit":"5aee9c972a046a604f40b138f67e396fa14fd8eb","licenseUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32L5xx_DFP/5aee9c972a046a604f40b138f67e396fa14fd8eb/LICENSE-Apache-2.0"},{"id":"cmsis-pack-stm32u0xx","title":"STM32U0xx_DFP — configured device metadata","url":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/Keil.STM32U0xx_DFP.pdsc","publisher":"Keil / Open-CMSIS-Pack","published":null,"accessed":"2026-09-11","evidenceClass":"third-party-report","language":"en","type":"dataset","license":"Apache-2.0 (PDSC metadata only; HAL files excluded)","datasetCommit":"452a2da433b586dee8c616cc904e59252c15760c","licenseUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U0xx_DFP/452a2da433b586dee8c616cc904e59252c15760c/LICENSE"},{"id":"cmsis-pack-stm32u3xx","title":"STM32U3xx_DFP — configured device metadata","url":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/Keil.STM32U3xx_DFP.pdsc","publisher":"Keil / Open-CMSIS-Pack","published":null,"accessed":"2026-09-11","evidenceClass":"third-party-report","language":"en","type":"dataset","license":"Apache-2.0 (PDSC metadata only; HAL files excluded)","datasetCommit":"b67fb5d299c581cd6daa7c1dc3e890403ef6c79e","licenseUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32U3xx_DFP/b67fb5d299c581cd6daa7c1dc3e890403ef6c79e/LICENSE"},{"id":"cmsis-pack-stm32h5xx","title":"STM32H5xx_DFP — configured device metadata","url":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/Keil.STM32H5xx_DFP.pdsc","publisher":"Keil / Open-CMSIS-Pack","published":null,"accessed":"2026-09-11","evidenceClass":"third-party-report","language":"en","type":"dataset","license":"Apache-2.0 (PDSC metadata only; HAL files excluded)","datasetCommit":"f954be2f9afd93c90a2c47d6c339a67a7569ed77","licenseUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H5xx_DFP/f954be2f9afd93c90a2c47d6c339a67a7569ed77/LICENSE"},{"id":"cmsis-pack-stm32h7rsxx","title":"STM32H7RSxx_DFP — configured device metadata","url":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/Keil.STM32H7RSxx_DFP.pdsc","publisher":"Keil / Open-CMSIS-Pack","published":null,"accessed":"2026-09-11","evidenceClass":"third-party-report","language":"en","type":"dataset","license":"Apache-2.0 (PDSC metadata only; HAL files excluded)","datasetCommit":"b29144605bd5c531309872afb193097cdb5fecd9","licenseUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32H7RSxx_DFP/b29144605bd5c531309872afb193097cdb5fecd9/LICENSE-Apache-2.0"},{"id":"cmsis-pack-stm32n6xx","title":"STM32N6xx_DFP — configured device metadata","url":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/Keil.STM32N6xx_DFP.pdsc","publisher":"Keil / Open-CMSIS-Pack","published":null,"accessed":"2026-09-11","evidenceClass":"third-party-report","language":"en","type":"dataset","license":"Apache-2.0 (PDSC metadata only; HAL files excluded)","datasetCommit":"1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d","licenseUrl":"https://raw.githubusercontent.com/Open-CMSIS-Pack/STM32N6xx_DFP/1aa44ae23b117f3767e2221d5b7c7c9bf66a5e1d/LICENSE"}]}